| Conte |  |  |
| :---: | :---: | :---: |
| Page | Section | Title |
| 4 | 1. | Introduction |
| 5 | 1.1. | System Architecture |
| 5 | 1.2. | System Application |
| 6 | 2. | Functional Description |
| 6 | 2.1. | Display Part |
| 6 | 2.1.1. | Digital Input Interface |
| 6 | 2.1.2. | Chroma Input |
| 8 | 2.1.3. | Horizontal Scaler |
| 8 | 2.1.4. | Luma Contrast and Brightness |
| 8 | 2.1.5. | Black Level Expander/Compressor (BLEC) |
| 10 | 2.1.6. | Luma Sharpness Enhancer (LSE) |
| 10 | 2.1.6.1. | Dynamic Peaking |
| 10 | 2.1.6.2. | Luma Transient Improvement (LTI) |
| 11 | 2.1.7. | Chroma Interpolation |
| 11 | 2.1.8. | Chroma Transient Improvement |
| 11 | 2.1.9. | Inverse Matrix and Digital RGB Processing |
| 12 | 2.1.10. | Picture Frame Generator |
| 12 | 2.1.11. | Scan Velocity Modulation |
| 12 | 2.1.12. | Non-linear Colorspace Enhancer (NCE) |
| 13 | 2.2. | Analog Back End |
| 13 | 2.2.1. | Analog RGB Insertion |
| 14 | 2.2.2. | Fast Blank Monitor |
| 14 | 2.2.3. | Half Contrast Control |
| 14 | 2.2.4. | CRT Measurement and Control |
| 16 | 2.2.5. | Average Beam Current Limiter |
| 16 | 2.3. | Synchronization and Deflection |
| 16 | 2.3.1. | Deflection Processing |
| 16 | 2.3.2. | Security Unit for H-Drive |
| 18 | 2.3.3. | Horizontal Phase Adjustment |
| 18 | 2.3.4. | Vertical Synchronization |
| 19 | 2.3.5. | Vertical and East/West Deflection |
| 19 | 2.3.6. | Vertical Zoom |
| 20 | 2.3.7. | EHT Compensation |
| 20 | 2.3.8. | Protection Circuitry |
| 20 | 2.3.9. | Display Frequency Doubling |
| 21 | 2.3.10. | General Purpose D/A Converter |
| 21 | 2.3.11. | Clock and Reset |
| 21 | 2.3.12. | Reset and Power-On |
| 22 | 3. | Serial Interface |
| 22 | 3.1 . | $\mathrm{I}^{2} \mathrm{C}$-Bus Interface |
| 22 | 3.2. | $1^{2} \mathrm{C}$ Control and Status Registers |
| 26 | 3.3. | XDFP Control and Status Registers |
| 40 | 3.3.1. | Scaler Adjustment |

Contents, continued

Page Section Title
41 4. Specifications
41 4.1 Outline Dimensions
5. Application Circuit
62

6. 

Data Sheet History

DDP 3315C
Display and Deflection Processor

## 1. Introduction

The DDP 3315C is a mixed-signal single-chip digital display and deflection processor, designed for highquality backend applications in double scan and HDTV TV sets with 4:3 or 16:9 picture tubes. The interfaces qualify the IC to be combined with state of the art digital scan rate converters, as well as analog HDTV sources. The DDP 3315C contains the entire digital video component, deflection processing, and all analog interfaces to display the picture on a CRT. The main features are

## Video Processing

- linear horizontal scaling (0.25 ... 4), as well as nonlinear horizontal scaling "panorama vision"
- dynamic black level expander
- luma sharpness enhancement by dynamic peaking and luma transient improvement (LTI)
- color transient improvement (CTI)
- programmable RGB matrix
- black stretch, blue stretch, gamma correction via programmable Non-linear Colorspace Enhancer (NCE) on RGB
- two analog double scan inputs with fast blank (one RGB and one RGB/YC $C_{r} C_{b} / \mathrm{YP}_{\mathrm{r}} \mathrm{P}_{\mathrm{b}}$ selectable)
- average and peak beam current limiter
- automatic picture tube adjustment (cutoff, drive)


## Deflection Processing

- scan velocity modulation output
- digital EHT compensation for vertical / east-west
- vertical angle and bow correction
- differential vertical outputs
- vertical zoom via deflection adjustment
- horizontal and vertical protection circuit
- horizontal frequency for VGA/SVGA/1080I
- black switch off procedure
- supports horizontal and vertical dynamic focus


## Miscellaneous

- selectable ITU-R 601 4:1:1 / 4:2:2 $\mathrm{YC}_{\mathrm{r}} \mathrm{C}_{\mathrm{b}}$ input at $27 / 32 \mathrm{MHz}$ or double scan ITU-R 656 input at 54 MHz line-locked clock
- crystal oscillator for horizontal safety
- picture frame generator
- hardware for simple $50 / 60 \mathrm{~Hz}$ to $100 / 120 \mathrm{~Hz}$ conversion (display frequency doubling)
- PQFP80 package, 5 V analog and 3.3 V digital supply


Fig. 1-1: Block diagram of the DDP 3315C

### 1.1. System Architecture

Fig. 1-1 shows the block diagram of the DDP 3315C.
A clock generator converts different external line locked clock rates to a common internal sample rate of $\sim 40 \mathrm{MHz}$, in order to provide a higher horizontal resoIution. The input interface accepts ITU-R 601 at 27 or 32 MHz and ITU-R 656 with encoded or external sync at 54 MHz . The horizontal scaler is used for the scan rate conversion and for the nonlinear aspect ratio conversion as well.

For the picture improvement, luma and chroma are processed separately. The luminance contrast ratio can be extended with a dynamic black level expander. In addition the frequency characteristic is improved by a transient improvement (LTI) and an adaptive dynamic peaking circuit. The peaking adapts to small AC amplitudes of high frequency parts, while large AC amplitudes are processed by the LTI. The chroma signal is enhanced with a transient improvement (CTI) with proper limitation to avoid wrong colors.

The full programmable RGB matrix covers control of color saturation and temperature. A digital white drive control is used to adjust the white balance and for the beam current limitation to prevent the CRT from overload. A non-linear colorspace enhancer (NCE) for RGB gives full flexibility for any amplitude characteristic.

High speed10-bit D/A converters are used to convert digital RGB to analog signals. Separate 9-bit D/A converters control brightness and cutoff. For picture tubes equipped with an appropriate yoke a scan velocity modulation (SVM) signal is calculated using a differentiated luminance signal.

Two analog sources can be inserted in the main RGB, controlled by separate fastblank (FBL) signals. Contrast and brightness are adjusted separately from main RGB. One input is dedicated to RGB for on screen dis-
play (OSD). The second input is processed with an analog RGB matrix to insert $\mathrm{YC}_{b} \mathrm{C}_{\mathrm{r}} / \mathrm{YP}_{\mathrm{b}} \mathrm{P}_{\mathrm{r}}$ or RGB with control of color saturation and programmable half contrast. The bandwidth of $\sim 30 \mathrm{MHz}$ guarantees pixel based graphics to be displayed with full accuracy.

All previously mentioned features are implemented in dedicated hardware. An integrated processor controls the horizontal and vertical deflection, tube measurement loops and beam current limitation. It is also used to calculate an amplitude histogram of the displayed image.

The horizontal deflection is synchronized with two numeric phase-locked loops (PLL) to the incoming sync. One PLL generates the horizontal timing signals, e.g. blanking and key-clamping. The second PLL adjusts the phase of the horizontal drive pulse with a subpixel accuracy less than 1 ns .

Vertical deflection and east/west correction waveforms are calculated as 6th order polynomials. This allows adjustment of an east/west parabola with trapezoidal, pincushion and an upper/lower corner correction (even for real flat CRT's), as well as a vertical sawtooth with linearity and S-correction. Scaling both waveforms, and limiting to fix amplitudes, performs a vertical zoom or compression of the displayed image. A field and line frequent control loop compensates picture content depending EHT distortions.

### 1.2. System Application

To form a complete TV set, the video backend must be complemented with additional components. Due to the flexible architecture of the DDP, it can be placed in various environments (see Fig. 1-2). Applications to display digital MPEG or PC graphics on large screens, inserting analog VGA sources in a TV as well as memory based image processing for $100 / 120 \mathrm{~Hz}$ or progressive scan rate conversion of TV sources, are intended with the DDP.


Fig. 1-2: DDP 3315C applications

## 2. Functional Description

### 2.1. Display Part

The display part converts the digital $\mathrm{YC}_{\mathrm{r}} \mathrm{C}_{\mathrm{b}}$ to analog RGB (see Fig. 2-1). In case of $\mathrm{YC}_{\mathrm{r}} \mathrm{C}_{\mathrm{b}}$ 4:1:1 an interpolation converts the digital input signal to $\mathrm{YC}_{r} \mathrm{C}_{\mathrm{b}} 4: 2: 2$ standard format. The 4:2:2 $\mathrm{YC}_{r} \mathrm{C}_{\mathrm{b}}$ signal is processed by the horizontal scaler. In the luminance processing path, contrast and brightness adjustments and a variety of features, such as black level expander and luma sharpness enhancer, are provided. In the chrominance path, the $C_{r} C_{b}$ signals are converted to 4:4:4 format and filtered by a color transient improvement circuit. The $\mathrm{YC}_{\mathrm{r}} \mathrm{C}_{\mathrm{b}}$ signals are converted by a programmable matrix to RGB color space.

### 2.1.1. Digital Input Interface

The digital input interface supports

- 16 bit 4:2:2 $\mathrm{YC}_{r} \mathrm{C}_{b}$ with separate H/V-syncs and clock (ITU-R-601 format)
- 12 bit 4:1:1 $\mathrm{YC}_{r} \mathrm{C}_{b}$ with separate $\mathrm{H} / \mathrm{V}$-syncs and clock (ITU-R-601 format)
- 8 bit 4:2:2 $\mathrm{YC}_{r} \mathrm{C}_{\mathrm{b}}$ multiplexed with encoded or separate $\mathrm{H} / \mathrm{V}$-syncs and clock (ITU-R-656 format)

The data inputs Y0...Y7 and C0...C7 are clocked with the external clock LLC2. The clock frequency is selectable between 27 or 32 MHz for 12 and 16 bit data input and 54 MHz for 8 bit data input. The horizontal sync pulse at the HS pin should be an active video signal, which is not vertically blanked.

A clock generator converts the different external line locked clock rates to a common internal sample rate of approximately 40.5 MHz , in order to provide a fix bandwidth for all digital filters. Therefore the input data is sample rate converted to the common processing frequency by the horizontal scaler.

### 2.1.2. Chroma Input

The chroma input signal can either be $\mathrm{YC}_{\mathrm{r}} \mathrm{C}_{\mathrm{b}}$ in $4: 1: 1$ or in 4:2:2 format. For the digital signal processing the time-multiplexed chroma samples will be demultiplexed, synchronized with the signal at the HS Pin. The input formatter accepts either two's complement or binary offset code. Also the delay can be adjusted within a range of $\pm 2$ input clocks relative to the luma signal; this doesn't effect the chroma multiplex.

Table 2-1: 4:1:1 chroma format

| Pin Name | Pixel Number |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ |
| C 7 | $\mathrm{C}_{\mathrm{b} 1}{ }^{7}$ | $\mathrm{C}_{\mathrm{b} 1}{ }^{5}$ | $\mathrm{C}_{\mathrm{b} 1}{ }^{3}$ | $\mathrm{C}_{\mathrm{b} 1}{ }^{1}$ |
| C 6 | $\mathrm{C}_{\mathrm{b} 1}{ }^{6}$ | $\mathrm{C}_{\mathrm{b} 1}{ }^{4}$ | $\mathrm{C}_{\mathrm{b} 1}{ }^{2}$ | $\mathrm{C}_{\mathrm{b} 1}{ }^{0}$ |
| C 5 | $\mathrm{C}_{\mathrm{r} 1}{ }^{7}$ | $\mathrm{C}_{\mathrm{r} 1}{ }^{5}$ | $\mathrm{C}_{\mathrm{r} 1}{ }^{3}$ | $\mathrm{C}_{\mathrm{r} 1}{ }^{1}$ |
| C 4 | $\mathrm{C}_{\mathrm{r} 1}{ }^{6}$ | $\mathrm{C}_{\mathrm{r} 1}{ }^{4}$ | $\mathrm{C}_{\mathrm{r} 1}{ }^{2}$ | $\mathrm{C}_{\mathrm{r} 1}{ }^{0}$ |

Table 2-2: 4:2:2 chroma format

| Pin Name | Pixel Number |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ |
| C 7 | $\mathrm{C}_{\mathrm{b} 1}{ }^{7}$ | $\mathrm{C}_{\mathrm{r} 1}{ }^{7}$ | $\mathrm{C}_{\mathrm{b} 3}{ }^{7}$ | $\mathrm{C}_{\mathrm{r} 3}{ }^{7}$ |
| C 6 | $\mathrm{C}_{\mathrm{b} 1}{ }^{6}$ | $\mathrm{C}_{\mathrm{r} 1}{ }^{6}$ | $\mathrm{C}_{\mathrm{b} 3}{ }^{6}$ | $\mathrm{C}_{\mathrm{r} 3}{ }^{6}$ |
| C 5 | $\mathrm{C}_{\mathrm{b} 1}{ }^{5}$ | $\mathrm{C}_{\mathrm{r} 1}{ }^{5}$ | $\mathrm{C}_{\mathrm{b} 3}{ }^{5}$ | $\mathrm{C}_{\mathrm{r} 3}{ }^{5}$ |
| C 4 | $\mathrm{C}_{\mathrm{b} 4}{ }^{4}$ | $\mathrm{C}_{\mathrm{r} 1}{ }^{4}$ | $\mathrm{C}_{\mathrm{b} 3}{ }^{4}$ | $\mathrm{C}_{\mathrm{r} 3}{ }^{4}$ |
| C 3 | $\mathrm{C}_{\mathrm{b} 1}{ }^{3}$ | $\mathrm{C}_{\mathrm{r} 1}{ }^{3}$ | $\mathrm{C}_{\mathrm{b} 3}{ }^{3}$ | $\mathrm{C}_{\mathrm{r} 3}{ }^{3}$ |
| C 2 | $\mathrm{C}_{\mathrm{b} 1}{ }^{2}$ | $\mathrm{C}_{\mathrm{r} 1}{ }^{2}$ | $\mathrm{C}_{\mathrm{b} 3}{ }^{2}$ | $\mathrm{C}_{\mathrm{r} 3}{ }^{2}$ |
| C 1 | $\mathrm{C}_{\mathrm{b} 1}{ }^{1}$ | $\mathrm{C}_{\mathrm{r} 1}{ }^{1}$ | $\mathrm{C}_{\mathrm{b} 3}{ }^{1}$ | $\mathrm{C}_{\mathrm{r} 3}{ }^{1}$ |
| C 0 | $\mathrm{C}_{\mathrm{b} 1}{ }^{0}$ | $\mathrm{C}_{\mathrm{r} 1}{ }^{0}$ | $\mathrm{C}_{\mathrm{b} 3}{ }^{0}$ | $\mathrm{C}_{\mathrm{r} 3}{ }^{0}$ |

Note: $\mathrm{C}_{\mathrm{x}}{ }^{\mathrm{y}} ; \mathrm{x}=$ pixel number; $\mathrm{y}=$ bit number


### 2.1.3. Horizontal Scaler

The horizontal scaler supports linear or nonlinear horizontal scaling of the digital input video signal in the range of 0.25 to 4 . Nonlinear scaling, also called "panorama vision", provides a geometrical distortion of the input picture. It is used to fit a picture with $4: 3$ format on a 16:9 screen by stretching the picture geometry at the borders. Also, the inverse effect can be produced by the scaler.

A summary of scaler modes is given in Table 2-3.

Table 2-3: Scaler modes

| Mode | Scale <br> Factor | Description |
| :--- | :--- | :--- |
| Panorama <br> $4: 3 \rightarrow 16: 9$ | non <br> linear <br> compr. | $4: 3$ source displayed on <br> a16:9 tube, <br> borders distorted |
| Panorama <br> $4: 3 \rightarrow 4: 3$ | non <br> linear <br> zoom | Letterbox source (PAL+) <br> displayed on a 4:3 tube, <br> vertical overscan, <br> borders distorted, <br> no cropping |
| $27 \rightarrow 40.5 \mathrm{MHz}$ | 1.5 | sample rate conversion <br> from external to internal <br> pixel clock |
| $32 \rightarrow 40 \mathrm{MHz}$ | 1.25 <br> linear | sample rate conversion <br> from external to internal <br> pixel clock |

### 2.1.4. Luma Contrast and Brightness

The luminance signal is multiplied by a factor of $0 . . .2$ in 64 steps. Simultaneously the matrix coefficients are adapted to preserve the color saturation (see Section 2.1.9. on page 11)

With a contrast adjustment of 32 (gain=1) the signal can be shifted by $\pm 100 \%$ of its maximal amplitude with the digital brightness value. This is for adjustment of the headrooms for under- and overshoot. After the brightness addition, the negative going signals are limited to zero. It is desirable to keep a small positive offset with the signal to prevent undershoots produced by the peaking from being cut.

### 2.1.5. Black Level Expander/Compressor (BLEC)

The black level expander/compressor modifies the luminance signal with an adjustable non-linear function to enhance the contrast of the picture (see Fig. 2-2). Dark areas are stretched to black, while bright areas remain unchanged. Advantageously, this black level processing is performed dynamically and only if it will be most noticeable to the viewer.

The BLEC supports the following modes (see Fig. 2-3):

- dynamic BLEC mode

This is the normal operation mode. The expansion depends on a pixel analysis.

- auto contrast mode

In the auto contrast mode, the TILT point is shifted to its maximum.

- static BLEC mode

In the static mode, the expansion depends on a programmable value SBLE.


Fig. 2-2: BLEC function


## Dynamic BLEC mode



Autocontrast mode


## Static BLEC mode

Fig. 2-3: BLEC modes

### 2.1.6. Luma Sharpness Enhancer (LSE)

Sharpness is one of the most critical features for optimum picture quality. This important processing is performed in the LSE circuitry of DDP 3315C.

It consists of the dynamic peaking, the luma transient improvement (LTI) and an adaptive mixer. The luma input signal is processed in the peaking and LTI block in parallel. Both output signals are combined in the mixer depending on the selected LSE characteristic.

### 2.1.6.1. Dynamic Peaking

The dynamic peaking improves the details of a picture by contour emphasis. It adapts to the amplitude and the frequency of the input signal. Small detail amplitudes are sharpened, while large detail amplitudes stay nearly unmodified.

The max. dynamic range of small high-frequency detail amplitudes is 14 dB . The dynamic range of large detail amplitudes is limited automatically by a non-linear function that does not create any visible alias components (see Fig. 2-4).


Fig. 2-4: Dynamic peaking frequency response

Fig. 2-5: Dynamic peaking frequency response in S-VHS (all frequencies refers to a $50 / 60 \mathrm{~Hz}$ video signal)

The peaking features two selectable center frequencies of 2.5 MHz or 3.2 MHz (see Fig. 2-5). An adjustable coring threshold prevents the enhancement of small noise amplitudes.

### 2.1.6.2. Luma Transient Improvement (LTI)

For small detail amplitudes the dynamic peaking is the most appropriate processing to improve the sharpness. However, for large amplitudes even small overand/or undershoots of the peaking are too annoying.

The luma transient improvement enhances the slope of picture detail without these effects by a non-linear processing. The contour correction signal calculated in this block, is limited to the adjacent extreme values to prevent over- and undershoots (see Fig. 2-7).

The LTI features an adjustable gain control and an adjustable coring threshold to prevent the enhancement of small noise amplitudes.

The contour correction signals of the dynamic peaking and the LTI block are combined adaptively to achieve best sharpness impression.


### 2.1.7. Chroma Interpolation

In case of $\mathrm{YC}_{\mathrm{r}} \mathrm{C}_{\mathrm{b}}$ 4:1:1 input format, the digital input signal is converted to 4:2:2 format by an interpolation filter working at the input pixel clock frequency.

The signal is passed to the scaler in $\mathrm{YC}_{r} \mathrm{C}_{\mathrm{b}}$ 4:2:2 format, in order to convert the incoming pixel clock frequency $(27 / 32 \mathrm{MHz}$ ) to the internal frequency (40.5/ 40 MHz ).

A linear phase interpolator is used to convert the chroma sampling rate from $4: 2: 2$ to $4: 4: 4$. The frequency response of the interpolator is shown in
Fig. 2-6. All further processing is carried out at the full sampling rate.


Fig. 2-6: Frequency response of the chroma 4:2:2 to 4:4:4 interpolation filter

### 2.1.8. Chroma Transient Improvement

The intention of this block is to enhance the chroma resolution. A correction signal is calculated by differentiation of the color difference signals. The differentiation can be selected according to the signal bandwidth, e.g. for PAL/NTSC/SECAM or digital component signals, respectively. The amplitude of the correction signal is adjustable. Small noise amplitudes in the correction signal are suppressed by an adjustable coring circuit. To eliminate "wrong colors", which are caused by over and undershoots at the chroma transition, the sharpened chroma signals are limited to a proper value automatically (see Fig. 2-7).
a)

c)
$\mathrm{C}_{\mathrm{r}}$ out $\mathrm{C}_{\mathrm{b}}$ out

a) $\mathrm{C}_{r} \mathrm{C}_{b}$ input of CTI
b) $C_{r} C_{b}$ input + correction signal
c) sharpened and limited $\mathrm{C}_{\mathrm{r}} \mathrm{C}_{\mathrm{b}}$

Fig. 2-7: Luma/chroma transient improvement

### 2.1.9. Inverse Matrix and Digital RGB Processing

Six multipliers in parallel perform the matrix multiplication to transform the $C_{r}$ and $C_{b}$ signals to R-Y, B-Y, and $\mathrm{G}-\mathrm{Y}$. The initialization values for the matrix are computed from the standard ITU-R matrix:

$$
\left[\begin{array}{l}
R \\
G \\
B
\end{array}\right]=\left[\begin{array}{ccc}
1 & 0 & 1,402 \\
1 & -0,345 & -0,713 \\
1 & 1,773 & 0
\end{array}\right] \times\left[\begin{array}{c}
Y \\
C b \\
C r
\end{array}\right]
$$

The multipliers are also used to adjust color saturation and picture contrast. The matrix computes:

$$
\left[\begin{array}{l}
R \\
G \\
B
\end{array}\right]=\frac{C T M}{32} \times \frac{S A T M}{32} \times \frac{1}{64} \times\left[\begin{array}{l}
M R 1 M M R 2 M \\
M G 1 M M G 2 M \\
M B 1 M M B 2 M
\end{array}\right] \times\left[\begin{array}{l}
C b \\
C r
\end{array}\right]+\left(\frac{C T M}{32} \times Y\right)
$$

### 2.1.10. Picture Frame Generator

The picture frame generator produces a programmable border surrounding the displayed image. By swapping the start and stop parameters a windows is produced instead.

The color of the complete border is stored in a programmable frame register. The format is $3 \times 4$ bit RGB. The contrast can be adjusted separately.

### 2.1.11. Scan Velocity Modulation

Picture tubes equipped with an appropriate yoke can use the Scan Velocity Modulation signal to vary the speed of the electron gun during the entire video scan line dependent upon its content. Transitions from dark to bright will first speed up and then slow down the scan; vice versa for the opposite transition (see Fig. 2-8).

The signal delay is adjustable by $\pm 3.5$ clocks in halfclock steps in respect to the analog RGB output signals. This is useful to match the different groupdelay of analog RGB amplifiers to the one for the SVM yoke current.


Fig. 2-8: SVM signal waveform

### 2.1.12. Non-linear Colorspace Enhancer (NCE)

This block allows all kinds of non-linear functions such as gamma correction, blue stretch, peak white limitation, for each path R,G and B separately. In the following only one path is described (see Fig. 2-9).

Whereas the full input range of the NCE is $0 \ldots . .2047$, the non-linear function is a combination of $8 \mathrm{I}^{2} \mathrm{C}$ programmable linear segments $S_{0}$ to $S_{7}$ lying in the range $0 . .1023$. Beyond 1023 the non-linear curve consists of the continuation of $S_{7}^{\prime}$ and the limitation to 1023.

If the segments $S_{0}$ to $S_{7}$ cover the full input range from 0 to 1023 they can be placed on a grid of 32. In the case where all segments lie in a smaller range, the following modes with higher precision are available.

Table 2-4: Input range and grid covered by $\mathrm{S}_{0} \ldots \mathrm{~S}_{7}$

| Mode | Range | Grid |
| :--- | :--- | :--- |
| XSEG $=0$ | $0 \ldots .1023$ | 32 |
| XSEG $=1$ | $0 \ldots .511$ | 16 |
| XSEG $=2$ | $0 \ldots 255$ | 8 |
| XSEG $=3$ | $0 \ldots 127$ | 4 |



Fig. 2-9: NCE characteristic

### 2.2. Analog Back End

The digital RGB signals are converted to analog RGB by three 10-bit digital to analog converters (DAC).

Each RGB signal has two additional DACs with 9-bit resolution to adjust analog brightness ( $40 \%$ of the full RGB range) and cutoff / black level ( $60 \%$ of the full RGB range). An additional fixed current is applied for the blanking level.

The back-end supports the insertion of two external analog component signals, e. g. OSD or analog HDTV. These signals are clamped, processed in an analog matrix (RGB2), converted by a voltage/current converter (VCC), and inserted into the main RGB by the fast blank switch.

The analog RGB outputs are current outputs with cur-rent-sink characteristics. The maximum current drawn by the output stage is obtained with peak white RGB.

The controlling of the whitedrive/analog brightness and also the external contrast and brightness adjustments is done via the internal Processor.

### 2.2.1. Analog RGB Insertion

The DDP 3315C supports the insertion of

- 2 external analog RGB signals or
- 1 external analog RGB and 1 external $\mathrm{YC}_{\mathrm{r}} \mathrm{C}_{\mathrm{b}} / \mathrm{YP}_{\mathrm{r}} \mathrm{P}_{\mathrm{b}}$ signal.

Each component signal is clamped, converted to RGB if required, and inserted into the main RGB by the fast blank switch. The external component signals are adjustable independently as regards DC level (brightness) and magnitude (contrast).

The second external analog input is processed by an analog matrix with control of color saturation and programmable half contrast.


Fig. 2-10: Fast Blank selection logic

Over-/underlay of the external component signal and the main RGB signal depends on the fast blank input signals and the corresponding $I^{2} C$-register (see Fig. 2-10). Both fast blank inputs must be either active low or active high.

All signals for analog component insertion (RIN1/2, GIN1/2, BIN1/2, FBLIN1/2, HCS) must be synchronized to the digital RGB.

External $\mathrm{YC}_{\mathrm{r}} \mathrm{C}_{\mathrm{b}} / \mathrm{YP}_{\mathrm{r}} \mathrm{P}_{\mathrm{b}}$ signals are converted to RGB by the following matrix.

Table 2-5: Matrix coefficients for 480P and 10801

| $\left[\begin{array}{l}R \\ G \\ B\end{array}\right]=\left[\begin{array}{ccc}1 & 0 & K_{r r} \\ 1 & K_{g b} & K_{g r} \\ 1 & K_{b b} & 0\end{array}\right] \otimes\left[\begin{array}{c}Y \\ C_{b} \\ C_{r}\end{array}\right]$ |  |  |  |
| :---: | :---: | :---: | :---: |
|  | $1^{2} \mathrm{C}$ Setting |  |  |
| MAT- <br> Type | 010 | 100 | 001 |
| Standard | ITU-R 601 / 480P (SMPTE 293M) | $\begin{aligned} & \text { 1080I } \\ & \text { (ITU-R709) } \end{aligned}$ | RGB <br> (Bypass) |
| $\mathrm{K}_{\mathrm{rr}}$ | 1.402 | 1.575 | 0 |
| $\mathrm{K}_{\mathrm{gb}}$ | -0.344 | -0.187 | 0 |
| $\mathrm{K}_{\mathrm{gr}}$ | -0.7144 | -0.468 | 0 |
| $\mathrm{K}_{\mathrm{bb}}$ | 1.773 | 1.856 | 0 |

### 2.2.2. Fast Blank Monitor

The presence of external analog RGB sources can be detected by means of a fast blank monitor. The status of the selected fast blank input can be monitored via an $I^{2} \mathrm{C}$ register. There is a 2 bit information, giving static and dynamic indication of a fast blank signal. The static bit is directly reading the fast blank input line, whereas the dynamic bit is reading the status of a flip flop triggered by the negative edge of the fast blank signal.

With this monitor logic it is possible to detect if there is an external RGB source active and if it is a full screen insertion or only a box. The monitor logic is connected directly to the FBLIN1 or FBLIN2 pin. Selection is done via $I^{2} C$ register.

### 2.2.3. Half Contrast Control

Insertion of transparent text pages or OSD onto the video picture is often difficult to read, especially if the video contrast is high. The DDP 3315C features a contrast reduction of the video background of 30 or $50 \%$ by means of a half contrast input (HCS pin). This input can be supplied with a fast switching signal (similar to the fast blank input), typically defining a rectangular box. Inside this box the video picture is displayed with reduced contrast, while the analog component signals are still displayed with full contrast.


Fig. 2-11: Half Contrast switch logic

### 2.2.4. CRT Measurement and Control

In order to define accurate color on different CRT displays, the cut-off and white drive settings have to be adjusted depending on the characteristic of CRT phosphor. To guarantee correct colors during the for the lifetime of the display, a build in automatic tube control loop measures and adjusts the black level on every field and white point every third field.

The display processor is equipped with an $9 / 12$-bit PDM-ADC for all picture tube measuring purposes. This MADC is connected to the SENSE input pin, the input range is 0 to 2.6 V .

Cutoff and white drive current measurement are carried out with 8-bit resolution during the vertical blanking interval. The current range for cutoff measurement is set by connecting the sense resistor R1 to the SENSE input. Due to the fact of a $1: 10$ relation between cutoff and white drive current the range select 2 output (RSW2) becomes active for the white drive measurement and connects R3 in parallel to R1, thus determining the correct current range. During the active picture, the MADC is used for the average beam current limiter with a 12-bit resolution. Again a different measurement range is selected with active range select $1 \& 2$ outputs (RSW1\&RSW2) connecting R2 in parallel to R3 and R1. See Fig. 2-12 and Fig. 2-13 for the corresponding timing.

These measurements are typically done at the summation point of the picture tube cathode currents.

Another method uses two different current measurements:

- The range switch 1 pin (RSW1) can be used as a second sense input, selectable by software. In this case, the cutoff and white drive currents are measured as before at the SENSE input.
- The active picture measurement can be done with the second sense input (RSW1). The signal may come (via a proper interface) from the low end of the EHT coil (CRT anode current). In this case, the resistor R2 in Fig. 2-12 has to be removed.

The picture tube measurement returns results on every field for:

- cutoff R
- cutoff G
- cutoff B
- white drive R or G or B (sequentially)

Thus a cutoff control cycle for RGB requires one field only, while a complete white drive control cycle requires three fields. During cutoff and whitedrive measurement, the average beam current limiter function (see Section 2.2.5.) is switched off. The amplitude of the cutoff and white drive measurement lines can be programmed separately with IBRM and WDRM (see Fig. 2-13). The start line for the tube measurement (cutoff red) can be programmed via $\mathrm{I}^{2} \mathrm{C}$-bus (TML).

The built-in control loop for cutoff and white drive can operate in three different modes selected by CUT(WDR)_GAIN and CUT(WDR)_DIS.

- The user control mode is selected by setting CUT(WDR)_GAIN $=0$. In this mode the registers CUT(WDR)_R/G/B are used as direct control values for cutoff and drive. If the measurement lines are enabled (CUT(WDR)_DIS = 0) the user can read the measured cutoff \& white drive values in the CUTOFF(WDRIVE)_R/G/B registers. An external software can now control the settings of the CUT(WDR)_R/G/B registers.
- The automatic mode is selected by setting CUT(WDR)_GAIN > 0 and CUT(WDR)_DIS = 0. In this mode, the registers CUT(WDR)_R/G/B are used as reference for the measured values (CUTOFF(WDRIVE)_R/G/B). The calculated error is used with a small hysteresis (1.5\%) to adjust cutoff and drive. The higher the loopgain
(CUT(WDR)_GAIN) the smaller the time constant for the adjustment.
- If the automatic mode was once enabled (CUT(WDR)_GAIN > 0), the control loop can be stopped by setting CUT(WDR)_DIS = 1. In this mode the calculated cutoff and drive values will no longer be modified and the measurement lines are suppressed. Changes of the reference values (CUT(WDR)_R/G/B) have no effect.

If one of the calculated red, green or blue white drive values exceeds it's maximal possible value (WDR_R/ $G / B>511$ ), the white balance gets misadjusted. An automatic drive saturation avoidance prevents from this effect (WDR_SAT = 1). If one drive value exceeds the maximum allowed threshold (MAX_WDR) the amplitude of the white drive measurement line will be increased and decreased if one of them goes below the fixed threshold 475.
beam current 2 beam current 1


Fig. 2-12: MADC range switch


Fig. 2-13: MADC measurement timing

### 2.2.5. Average Beam Current Limiter

The average beam current limiter (BCL) works on both the digital $\mathrm{YC}_{\mathrm{r}} \mathrm{C}_{\mathrm{b}}$ input and the inserted analog RGB signals by using either the sense input or the RSW1 input for the beam current measurement. The BCL uses a different filter to average the beam current during the active picture resulting in a 12-bit resolution. The filter bandwidth is approximately 4 kHz .

The beam current limiter allows the setting of a threshold current, a gain and an additional time constant. If the beam current is above the threshold, the excess current is low-pass filtered with the according gain and time constant. The result is used to attenuate the RGB outputs by adjusting the white drive multipliers for the internal (digital) RGB signals, and the analog contrast multipliers for the analog RGB inputs, respectively. The lower limit of the attenuator is programmable, thus a minimum contrast can always be set. If the minimum contrast is reached, the brightness will be decreased to a programmable minimum as well. Typical characteristics of the BCL for different loop gains are shown in Fig. $2-14$; for this example the tube has been assumed to have square law characteristics.


Fig. 2-14: Beam current limiter characteristics: beam current output vs. drive

### 2.3. Synchronization and Deflection

### 2.3.1. Deflection Processing

The deflection processing generates the signals for the horizontal and vertical drive (see Fig. 2-15). This block contains two numeric phase-locked loops and a security unit:

- PLL2 generates the horizontal and vertical timing, e.g. blanking, clamping and sync signals. Phase and frequency are synchronized by the incoming sync signals.
- PLL3 adjusts the phase of the horizontal drive pulse and compensates for the delay of the horizontal output stage.
- The security unit observes the H-Drive output signal. With an external 5 MHz reference clock this unit controls the H-drive "off time" and period. In case of an incorrect H -drive signal the security unit generates a free running h-drive signal divided down from the 5 MHz reference clock.

The DDP 3315C is able to synchronize to various horizontal frequencies, even VGA frequencies. Supported horizontal input frequencies are listed in Table 2-6.

### 2.3.2. Security Unit for H-Drive

The security unit observes the H-Drive output signal with an external 5 MHz reference clock. For different horizontal frequencies the security unit uses different ranges to control the H -Drive signal. Selecting a specific horizontal frequency via $\mathrm{I}^{2} \mathrm{C}$-Register HFREQ, automatically switches to the corresponding security range. The control ranges are listed in Table 2-6.

The window of the control range has to lie within a main control window which is selectable with the FREQSEL input pin. With a low signal at this pin the main control range is 28.8 ... $34.4 \mu$ s and with a high signal the main control range is $25.6 \ldots 29.2 \mu \mathrm{~s}$.
This is to prevent male functions if the horizontal deflection stage is prepared for VGA frequencies.

The Horizontal Drive Output can be forced to the high level during Flyback. This means, the falling edge of the drive pulse is earliest possible at the end of the flyback pulse. This function can be enabled via the I2C bus (EFLB).

Table 2-6: Supported horizontal input frequencies

| Supply <br> Clock <br> (MHz) | Pixels per <br> line <br> Supply clk | Main <br> clock <br> (in MHz) | Pixels per <br> line <br> Main clk | horiz. freq. <br> (Hz) | Minimum H- <br> Drive period <br> (in $\mu \mathbf{s})$ | Maximum <br> H-Drive <br> period <br> (in $\mu \mathbf{s})$ | HFREQ <br> (2C) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 27 | 864 | 40.5 | 1296 | 31.24968 | 29.60 | 34.40 | 000 |
| 27 | 858 | 40.5 | 1287 | 31.46853 | 29.60 | 34.40 | 010 |
| 27 | 800 | 40.5 | 1200 | 33.750 | 28.80 | 30.60 | 100 |
| 27 | 768 | 40.5 | 1152 | 35.15625 | 27.80 | 29.20 | 001 |
| 27 | 720 | 40.5 | 1080 | 37.500 | 25.60 | 28.00 | 101 |
| 27 | 712 | 40.5 | 1068 | 37.92135 | 25.60 | 28.00 | 110 |
| 32 | 1024 | 40.0 | 1280 | 31.24952 | 29.60 | 34.40 | 000 |
| 32 | 944 | 40.0 | 1180 | 33.89776 | 28.80 | 30.60 | 100 |
| 32 | 912 | 40.0 | 1140 | 35.08747 | 27.80 | 29.20 | 001 |
| 32 | 852 | 40.0 | 1065 | 37.55869 | 25.60 | 28.00 | 101 |
| 32 | 844 | 40.0 | 1055 | 37.91469 | 25.60 | 28.00 | 110 |
| 40.5 | 1296 | 40.5 | 1296 | 31.24968 | 29.60 | 34.40 | 000 |



Fig. 2-15: Deflection processing block diagram

### 2.3.3. Horizontal Phase Adjustment

This section describes a simple way to get a correct horizontal frame position and clamp window for analog RGB insertion.

1. For a correct scaler function in panorama/waterglass mode the digital input data should be centered to the active video input signal.
2. The clamping pulse for analog RGB insertion can be adjusted to the pedestal of the input signal with POFS2.
3. The horizontal raster position of the analog inserted RGB1/2 signal can be set to the desired frame position with POFS3.
4. The horizontal position of the digital RGB signal can be shifted to the left and right with NEWLIN. Following values allowed in respect to POFS2:

$$
\begin{aligned}
& 90<(\text { POFS2+NEWLIN })-(\text { clk } \bullet \text { SFIF })<580 \\
& \mathrm{clk}=3 @ \text { LLC2 }=27 \mathrm{MHz} \\
& \mathrm{clk}=2,5 @ \text { LLC2 }=32 \mathrm{MHz}
\end{aligned}
$$

5. Now the positioning of horizontal blanking and the picture frame generator can be done.

### 2.3.4. Vertical Synchronization

The number of lines per field can be adjusted by software (LPFD). This number is used to calculate the vertical raster. The DDP synchronizes only to a vertical sync within a programmable detection window (LPFD $\pm$ VSYNCWIN). If there is no vsync the DDP runs with maximum allowed lines and if the vertical frequency is to high it runs with minimum allowed lines. The smaller the detection window the slower the DDP gets synchronized to the incoming vertical sync. In case of an interlaced input signal it is possible to display both fields at the same raster position by setting R_MODE to 1 or 2.

An automatic field length adaptation can be selected (VA_MODE). In this case the vertical raster will be calculated according to the counted number of lines per field instead from LPFD. This is useful for video recorder search mode when the number of lines per field does not comply with the standard, or if you want to use a common value of LPFD for PAL and NTSC (e.g.: LPFD = 290; VSYNCWIN = 54).

### 2.3.5. Vertical and East/West Deflection

The calculations of the Vertical deflection and East/ West correction waveforms are done in the internal processor. They are described as polynomials in x , where $x$ varies from $-0.5 \bullet z o o m$ to $+0.5 \bullet z o o m$ for one field. For zoom>1, the range is limited between -0.5 and +0.5 .

The vertical deflection waveform is calculated as follows (without EHT compensation):

$$
V=v p o s+\operatorname{ampl}\left(x+\operatorname{lin}\left(x^{2}-o f f s e t\right)+\operatorname{scor} \cdot x\left(x^{2}-o f f s e t\right)\right)
$$

- VPOS defines the vertical raster position
- AMPL is the vertical raster amplitude (zoom $\geq 1$ )
- LIN is the linearity coefficient
- SCOR is the coefficient for S-correction
- OFFSET is an internal parameter

The vertical sawtooth signal will be generated from a differential current D/A converter and can drive a DC coupled power stage. In order to get a faster vertical retrace timing, the output current of the vertical D/Aconverter can be increased during the retrace for a programmable number of lines (FLYBL). The range between the end of the flyback and the beginning of the raster is also programmable (HOLDL).

The East/West deflection waveform, generated from a single ended D/A converter, is given with the equation:
$E / W=$ width + trapez $\cdot x+$ cush $\cdot x^{2}+$ corner $\cdot x^{4}$

- WIDTH is a DC value for the picture width
- TRAPEZ is the trapezoidal correction
- CUSH is the pincushion correction
- CORNU is the upper corner correction
- CORNL is the lower corner correction


Fig. 2-16: Vertical and East/West deflection waveforms

### 2.3.6. Vertical Zoom

With vertical zoom the DDP 3315C is able to display different aspect ratios of the source signal on tubes with $4: 3$ or $16: 9$ aspect ratio by adapting the corresponding raster.


Fig. 2-17: Vertical zoom

### 2.3.7. EHT Compensation

The vertical deflection waveform can be scaled according the average beam current. This is used to compensate the effects of electric high tension changes due to beam current variations. EHT compensation for East/West deflection is done with an offset corresponding to the average beam current. The time constant of this process is free programmable with a resolution of 18 bit. Both corrections can be enabled separately. The maximum scaling coefficient for vertical deflection is $1 \pm x$ and the maximum offset for east/ west is $y$, where $x, y$ are adjustable from 0 to 0.25 . The horizontal phase at the output HOUT can be influenced according to the average beam current in a range of $\pm 1.5 \mu \mathrm{~s}$.

### 2.3.8. Protection Circuitry

Picture tube and drive stage protection is provided through the following measurements:

- Vertical protection input: this pin watches the vertical sawtooth signal. In every field the sawtooth must descend below the lower threshold $A$ and ascend above the upper threshold B. In this case the protection flag is set (sawtooth o.k.). If an error occurs the protection flag is cleared.
After a programmable number of fields with cleared flag the RGB drive signals are blanked. The blanking is cancelled if the flag is set a programmable number of lines (see Fig. 2-18)
- Drive shutoff during flyback: this feature can be selected by software (EFLB)
- Safety input pin: this pin has two thresholds. The lower threshold A watches for a positive edge in every line, and the upper threshold $B$ must not be overshoot, otherwise the RGB signals are blanked and a soft stop can be performed (HPROT_SS). Both thresholds have a small hysteresis.


### 2.3.9. Display Frequency Doubling

The DDP 3315C handles single or double vertical and horizontal input frequencies. The display frequency doubling is used when single $H / V$ frequencies are applied and an external FIFO for scan rate conversion is used. In this mode it is mandatory to supply an active video signal to the HS pin, which is not vertical blanked.

Three different raster modes are selectable via I2C bus:

A A‘B‘B (normal operation)
A A B B (improved vertical resolution)
A A B' B' (non interlaced)
$A / B$ means field $A / B$ in original raster position and $A^{‘} / B^{‘}$ means field $A / B$ in the opposite raster position.

A minimum field length filter can be switched on (DFDFILT) to write only the smallest field length of the past up to four fields into the memory. This prevents read before write errors in signals with a strong changing field length (e.g. VCR signals).


Fig. 2-18: Vertical protection timing

### 2.3.10. General Purpose D/A Converter

There are two D/A converters using pulse width modulation. The resolution is 8 bit and the clock frequency is 20.25 MHz . The outputs are push pull types. For a rip-ple-free output voltage a first order lowpass filter with a corner frequency < 120 Hz should be applied.

The D/A converters are adjusted via the $\mathrm{I}^{2} \mathrm{C}$ bus. They can be used to generate two DC voltages, for example for horizontal raster position, raster tilt or just as switching outputs, when the values 0 and 255 are selected.

### 2.3.11. Clock and Reset

The DDP 3315C supports 27, 32, 40.5 and 54 MHz line-locked clock rates. This external clock rate is converted internally to a clock rate of 40.5 or 40 MHz by means of a PLL. Selection of external clock frequency is done with Pins CM1 and CM0. See Table 2-7 for clock frequency selection. To ensure lock of PLL a reset pulse of at least $500 \mu$ s must be applied after power up.

Table 2-7: Clock frequency selection

| 656EN | CM1 | CM0 | LLC2 |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 27 MHz |
| 0 | 0 | 1 | 32 MHz |
| 0 | 1 | 0 | 40.5 MHz |
| 1 | 0 | 0 | 54 MHz |

Fig. 2-19: Reset timing

## 3. Serial Interface

## 3.1. $I^{2} \mathrm{C}$-Bus Interface

Communication between the DDP 3315C and the external controller is done via $I^{2} \mathrm{C}$-bus. The DDP 3315C has an $1^{2} \mathrm{C}$-bus slave interface and uses $1^{2} \mathrm{C}$ clock synchronization to slow down the interface if required.

Basically there are two classes of registers in the DDP 3315C.

The first class are directly addressable $I^{2} \mathrm{C}$ registers. They are embedded in the hardware. These registers are 8 or 16 bits wide.

The second class are "XDFP-REGISTERS", which are used by the "XDFP" onchip controller. These registers are all 16 bits wide and support read/write operation. Communication with these registers requires $I^{2} C$ packets with a 16 bit XDFP-register address and 16 bit data.

Communication with both classes of registers ( $\mathrm{I}^{2} \mathrm{C}$ and XDFP-REGISTERS) are performed via $I^{2} \mathrm{C}$. The format of the $I^{2} \mathrm{C}$ telegram depends on which type of register is being accessed.

The $\mathrm{I}^{2} \mathrm{C}$-bus chip address of the DDP 3315C is given below:
Note: The $I^{2} \mathrm{C}$ address is subject to change.

| A 6 | A 5 | A 4 | A 3 | A 2 | A 1 | A 0 | $\mathrm{R} / \mathrm{W}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | $1 / 0$ |

## 3.2. $I^{2} \mathrm{C}$ Control and Status Registers

The $I^{2} \mathrm{C}$-bus interface uses one level of subaddress. First the bus address selects the IC, then a subaddress selects one of the internal registers. They have 8 or 16-bit data size; 16-bit registers are accessed by reading/writing two 8 -bit data words. Writing is done by sending the device address first followed by the subaddress byte and one or two data bytes. For reading, the read address has to be transmitted first by sending the device write address followed by the subaddress a second start condition with the device read address and reading one or two bytes of data. Fig. 3-2 shows I2C protocol for read and write operations; the read operation requires an extra start condition and repetition of the chip address with read command set. Table $3-2$ gives definitions of the $I^{2} C$ control and status registers.


Fig. 3-1: $I^{2} \mathrm{C}$-Bus protocol (MSB first, data must be stable while clock is high)

Write to $I^{2} \mathrm{C}$ control register :


Read from $\mathrm{I}^{2} \mathrm{C}$ control register :

| S 1000101 W Ack sub-addr. Ack S 1000101 R Ack high byte data Ack low byte data Nak |
| :--- |

Fig. 3-2: $I^{2} C$-Bus protocol

Table 3-1: ${ }^{2}$ C Register List in Numerical Order

| Ref. <br> Addr. <br> (hex) | Mode | Register Name | Updated |
| :--- | :--- | :--- | :--- |
| 10 | $8-\mathrm{r} / \mathrm{w}$ | PSTR | immediately |
| 11 | $16-\mathrm{w}$ | PFC | immediately |
| 12 | $16-\mathrm{w}$ | dfpwr | immediately |
| 13 | $16-\mathrm{w}$ | dfprd | immediately |
| 14 | $8-\mathrm{r} / \mathrm{w}$ | LUTCTRL | immediately |
| 15 | $8-\mathrm{r} / \mathrm{w}$ | PSTRV | immediately |
| 16 | $16-\mathrm{w}$ | MINHY | immediately |
| 17 | $16-\mathrm{w}$ | ATVTY | immediately |
| 18 | $8-\mathrm{w}$ | MCRTL | immediately |
| 1 E | $8-\mathrm{r}$ | FBLSTAT | immediately |
| $9 F$ | $16-\mathrm{r}$ | HW_VER | immediately |

Table 3-2: $I^{2} \mathrm{C}$ Control and Status Registers in Functional Order

| Ref. Addr. (hex) | Bit Slice | Min. | Max. | Function | Default | Register Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hardware Version |  |  |  |  |  |  |
| 9F |  |  |  | hardware version number |  | HW_VER |
|  | bit[3:0] |  |  | minor version number | 1 | HWVER_MIN |
|  | bit[7:4] |  |  | major version number | 2 | HWVER_MAJ |
|  | bit[15:8] |  |  | not used |  |  |
| XDFP Interface |  |  |  |  |  |  |
| 12 |  |  |  | XDFP write address |  |  |
|  | bit[9:0] | 0 | 511 | 10-bit XDFP RAM address | 0 | DFPWR |
|  | bit[15:10] |  | 0 | reserved, set to "0" |  |  |
| 13 |  |  |  | XDFP read address |  |  |
|  | bit[9:0] | 0 | 511 | 10-bit XDFP RAM address | 0 | DFPRD |
|  | bit[15:10] |  | 0 | reserved, set to "0" |  |  |

Table 3-2: $I^{2} \mathrm{C}$ Control and Status Registers in Functional Order, continued

| Ref. Addr. (hex) | Bit Slice | Min. | Max. | Function | Default | Register Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Black Level Expander |  |  |  |  |  |  |
| 17 |  |  |  | BLE activity control |  | ATVTY |
|  | bit[3:0] | 0 | 15 | BLE tilt point | 7 | TILT |
|  | bit[5:4] | 0 | $\begin{aligned} & 3 \\ & 0 \\ & 3 \end{aligned}$ | BLE gain maximum gain minimum gain | 1 | BLEGAIN |
|  | bit[8:6] | 0 | 7 | 10 IRE black offset level (NTSC) | 3 | IRE10 |
|  | bit[11:9] | 0 |  | reserved, set to "0" | 0 |  |
|  | bit[14:12] | 0 | 7 | noise margin for the activity measurement | 1 | AMPLTHR |
|  | bit[15] | 0 |  | reserved, set to "0" |  |  |
| 18 |  |  |  | BLE mode control |  | MCRTL |
|  | bit[1:0] | 0 | $\begin{aligned} & 3 \\ & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | BLE mode <br> 0: BLE off <br> 1: autocontrast mode <br> 2: dynamic mode <br> 3: static mode | 2 | BLEMODE |
|  | bit[4:2] | 0 | 7 | static BLE break point | 3 | SBLE |
|  | bit[7:5] | 0 |  | reserved, set to "0" |  |  |
| Non-linear Colorspace Enhancer (NCE) |  |  |  |  |  |  |
| 14 |  |  |  | NCE configuration register |  | LUTCTRL |
|  | bit[1:0] |  | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | input segment resolution <br> 32 bits per step input range: $0 . .1023$ 16 bits per step input range: $0 . .511$ 8 bits per step input range: $0 . .255$ 4 bits per step input range: $0 . .127$ | 0 | XSEG |
|  | bit[2] | 0 | 1 | enables/disables LSB correction | 0 | LSBCORDIS |
|  | bit[3] | 0 | 1 | enables/disables rounding always | 0 | APWMDIS |
|  | bit[4] | 0 | 1 | y range extension bit | 0 | YEX |
|  | bit[5] | 0 | 1 | bypass | 1 | NLBY |
|  | bit[7:6] |  |  | reserved, set to "0" | 0 |  |
| Picture Frame Generator |  |  |  |  |  |  |
| 11 |  |  |  | picture frame color, 12-bit wide |  | PFC |
|  | bit[3:0] | 0 | 15 | blue amplitude | 0 | PFCB |
|  | bit[7:4] | 0 | 15 | green amplitude | 0 | PFCG |
|  | bit[11:8] | 0 | 15 | red amplitude | 0 | PFCR |
|  | bit[15:12] | 0 |  | reserved, set to "0" |  |  |

Table 3-2: $I^{2} \mathrm{C}$ Control and Status Registers in Functional Order, continued

| Ref. Addr. (hex) | Bit Slice | Min. | Max. | Function | Default | Register Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Fast Blank Monitor |  |  |  |  |  |  |
| 1E |  |  |  | fast blank signal status |  | FBLSTAT |
|  | bit[0] | 0 | 1 | FBLIN level low/high |  | FBLEV |
|  | bit[1] | 0 | 1 | FBLIN slope |  | FBSLO |
|  | bit[7:2] | 0 |  | reserved, set to "0" |  |  |
| Output Pins |  |  |  |  |  |  |
| 10 |  |  |  | output pin configuration |  | PSTR |
|  | bit[1:0] |  | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | pin driver strength, FIFO control <br> maximum strength (7) <br> medium strength (5) <br> minimum strength (3) <br> tristated | 0 | PSTSY |
|  | bit[2] | 0 | 1 | strong/weak (7/3) driver strength PWM1 | 0 | PSTPW1 |
|  | bit[3] | 0 | 1 | strong/weak (7/3) driver strength PWM2 | 0 | PSTPW2 |
|  | bit[4] | 0 | 1 | strong/weak (7/3) driver strength PWMV | 0 | PSTPV2 |
|  | bit[5] | 0 | 1 | disable/enable PWM output for EW Pin | 0 | EWPWM |
|  | bit[6] | 0 | 1 | high/low active horizontal flyback input | 0 | FLYPOL |
|  | bit[7] | 0 | 1 | strong/weak (7/3) driver strength DFVBL | 0 | PSTDF |
| 15 |  |  |  | output pin configuration |  | PSTRV |
|  | bit[1:0] | 0 | $\begin{aligned} & 3 \\ & 0 \\ & 3 \end{aligned}$ | pin driver strength for EW maximum strength (7) minimum strength (4) | 0 | PSTEW |
|  | bit[3:2] | 0 | $\begin{aligned} & \hline 3 \\ & 0 \\ & 3 \end{aligned}$ | pin driver strength for H-/V-SYNC maximum strength (7) minimum strength (4) | 0 | PSTHVS |
|  | bit[7:4] | 0 |  | reserved, set to "0" | 0 |  |

### 3.3. XDFP Control and Status Registers

The second class are "XDFP-REGISTERS", which are used by the XDFP onchip controller. Access to these registers is achieved by subaddressing. Writing to these registers is done by sending the device write address first, followed by the XDFP-write subaddress, two address bits for the desired XDFP-register and the two data bytes. For reading, the XDFP-register address has to be transmitted first by sending the device write address, followed by the XDFP-read subaddress and the two XDFP-register address bytes. Without sending a stop condition, reading of the addressed data is done by sending the device read address and reading two bytes of data. Fig. 3-3 shows I2C protocol for read and write operations.Table 3-5 on page 29 gives definitions of the XDFP control and status registers. If these registers are smaller than 16 bit the remaining bits should be 0 on write and read operations. Due to the internal architecture, the IC cannot react immediately to an $I^{2} \mathrm{C}$ requests, which interacts with the onchip controller. The maximum response timing is appr. 20 ms . If the addressed controller is not ready for further transmissions on the $I^{2} \mathrm{C}$ bus, the clock line SCL is pulled low. This puts the current transmission into a wait state. After a certain period of time the clock line will be released and the interrupted transmission is carried on.

Table 3-3: XDFP read/write address

| XDFP Read address | h'13 |
| :--- | :---: |
| XDFP Write address | h'12 |

A hardware reset initializes all control registers to 0 . The automatic chip initialization loads a selected set of registers with the default values given in Table 3-5 on page 29.

The register modes are
8/16- bit width
$r$ read only register
w write only register
r/w write/read data register
Note: set unused bits to ' 0 ’!

The mnemonics used in the Micronas demo software are given in the last column.

Write to XDFP control register:

Read from XDFP control register:

$\begin{array}{ll}W=0(\text { Write bit) } & S=\text { Start condition } \\ R=1 \text { (Read bit) } & P=\text { Stop condition }\end{array}$

Ack $=0$ (Acknowledge bit from DDP = grey or Controller = hatched)
Nak = 1 (Not acknowledge bit from Controller = hatched or indicating an error state from DDP = grey)

Fig. 3-3: XDFP protocol

Table 3-4: XDFP Register List in Numerical Order

| Ref. Addr. (hex) | Mode | Register Name | Updated |
| :---: | :---: | :---: | :---: |
| 20 | 16-r | VER | immediately |
| 59 | 16-r/w | BC | immediately |
| 6B | 16-r/w | CUTOFF_R | vertical |
| 6C | 16-r/w | CUTOFF_G | vertical |
| 6D | 16-r/w | CUTOFF_B | vertical |
| 6E | 16-r/w | WDRIVE_R | vertical |
| 6F | 16-r/w | WDRIVE_G | vertical |
| 70 | 16-r/w | WDRIVE_B | vertical |
| 116 | 16-r/w | AMCTRL | vertical |
| 117 | 16-r/w | RCTRLO | vertical |
| 11F | 16-r/w | GCTRLO | vertical |
| 127 | 16-r/w | BCTRL0 | vertical |
| 131 | 16-r/w | SCMODE | vertical |
| 132 | 16-r/w | FFLIM | vertical |
| 133 | 16-r/w | SCINC1 | vertical |
| 134 | 16-r/w | SCINC2 | vertical |
| 135 | 16-r/w | SCINC | vertical |
| 136 | 16-r/w | SCW1_1 | vertical |
| 137 | 16-r/w | SCW1_2 | vertical |
| 138 | 16-r/w | SCW1_3 | vertical |
| 139 | 16-r/w | SCW1_4 | vertical |
| 13A | 16-r/w | SCW1_5 | vertical |
| 13B | 16-r/w | SCW2_1 | vertical |
| 13C | 16-r/w | SCW2_2 | vertical |
| 13D | 16-r/w | SCW2_3 | vertical |
| 13E | 16-r/w | SCW2_4 | vertical |
| 13F | 16-r/w | SCW2_5 | vertical |
| 14A | 16-r/w | LTI | vertical |
| 14B | 16-r/w | SFIF | vertical |
| 14E | 16-r/w | LTIMIX1 | vertical |
| 14F | 16-r/w | BCT | vertical |
| 152 | 16-r/w | LTIMIX2 | vertical |
| 153 | 16-r/w | GCT | vertical |

Table 3-4: XDFP Register List in Numerical Order

| Ref. Addr. (hex) | Mode | Register Name | Updated |
| :---: | :---: | :---: | :---: |
| 154 | 16-r/w | PFG | vertical |
| 157 | 16-r/w | RCT | vertical |
| 158 | 16-r/w | PBFB1 | vertical |
| 15A | 16-r/w | BRM | vertical |
| 15B | 16-r/w | SVM2 | vertical |
| 15C | 16-r/w | TML | vertical |
| 15F | 16-r/w | SVLIM | vertical |
| 160 | 16-r/w | vbso | vertical |
| 164 | 16-r/w | vbst | vertical |
| 167 | 16-r/w | SVM1 | vertical |
| 168 | 16-r/w | PFGVE | vertical |
| 16A | 16-r/w | PK1 | vertical |
| 16B | 16-r/w | DTICTRL | vertical |
| 16C | 16-r/w | PFGVB | vertical |
| 16E | 16-r/w | PK2 | vertical |
| 16F | 16-r/w | CRCTRL | vertical |
| 170 | 16-r/w | INFMT | vertical |
| 171 | 16-r/w | HDRV | vertical |
| 172 | 16-r/w | NEWLIN | vertical |
| 173 | 16-r/w | HBST | vertical |
| 174 | 16-r/w | HBSO | vertical |
| 175 | 16-r/w | PFGHB | vertical |
| 176 | 16-r/w | PFGHE | vertical |
| 178 | 16-r/w | DFHB | vertical |
| 179 | 16-r/w | DFHE | vertical |
| 17B | 16-r/w | PWM2 | vertical |
| 17C | 16-r/w | PWM1 | vertical |
| 17D | 16-r/w | DFDCTRL | vertical |
| 17E | 16-r/w | PWMV | vertical |
| 17E | 16-r/w | PWMV | vertical |
| 180 | 16-r/w | HCTRL | vertical |
| 181 | 16-r/w | POFS2 | horizontal |
| 182 | 16-r/w | POFS3 | horizontal |

Table 3-4: XDFP Register List in Numerical Order

| Ref. Addr. (hex) | Mode | Register Name | Updated |
| :---: | :---: | :---: | :---: |
| 183 | 16-r/w | PKP2 | horizontal |
| 185 | 16-r/w | PKP3 | horizontal |
| 187 | 16-r/w | ANGLE | horizontal |
| 188 | 16-r/w | BOW | horizontal |
| 18F | 16-r/w | CENTER | vertical |
| 190 | 16-r/w | AMPL | vertical |
| 191 | 16-r/w | ZOOM | vertical |
| 192 | 16-r/w | VPOS | vertical |
| 193 | 16-r/w | LIN | vertical |
| 194 | 16-r/w | SCORR | vertical |
| 195 | 16-r/w | VSYNWIN | vertical |
| 196 | 16-r/w | LPFD | vertical |
| 197 | 16-r/w | HOLDL | vertical |
| 198 | 16-r/w | FLYBL | vertical |
| 19A | 16-r/w | WIDTH | vertical |
| 19B | 16-r/w | TCORR | vertical |
| 19C | 16-r/w | CUSH | vertical |
| 19D | 16-r/w | CRNU | vertical |
| 19E | 16-r/w | CRNL | vertical |
| 19F | 16-r/w | CRNUS | vertical |
| 1A0 | 16-r/w | CRNLS | vertical |
| 1A6 | 16-r/w | SATM | vertical |
| 1A7 | 16-r/w | CTM | vertical |
| 1A8 | 16-r/w | MB2M | vertical |
| 1A9 | 16-r/w | MB1M | vertical |
| 1AA | 16-r/w | MG2M | vertical |
| 1AB | 16-r/w | MG1M | vertical |
| 1AC | 16-r/w | MR2M | vertical |
| 1AD | 16-r/w | MR1M | vertical |
| 1AF | 16-r/w | EHT_THRES | horizontal |
| 1B0 | 16-r/w | EHT_STC | horizontal |
| 1B1 | 16-r/w | EHTV_SA1 | horizontal |
| 1B2 | 16-r/w | EHTV_SA2 | horizontal |

Table 3-4: XDFP Register List in Numerical Order

| Ref. Addr. (hex) | Mode | Register Name | Updated |
| :---: | :---: | :---: | :---: |
| 1B3 | 16-r/w | EHTH_SA1 | horizontal |
| 1B4 | 16-r/w | EHTH_SA2 | horizontal |
| 1C0 | 16-r/w | IBRM | vertical |
| 1C1 | 16-r/w | MADCLAT | vertical |
| 1 C 2 | 16-r/w | MCTRL | vertical |
| 1-3 | 16-r/w | CUT_R | vertical |
| 1C4 | 16-r/w | CUT_G | vertical |
| 1-5 | 16-r/w | CUT_B | vertical |
| 1C6 | 16-r/w | CUT_GAIN | vertical |
| 1C8 | 16-r/w | WDR_R | vertical |
| 1C9 | 16-r/w | WDR_G | vertical |
| 1CA | 16-r/w | WDR_B | vertical |
| 1CB | 16-r/w | MAX_WDR | vertical |
| 1CF | 16-r/w | BCL_BRED | immediately |
| 1D0 | 16-r/w | BCL_GAIN | immediately |
| 1D1 | 16-r/w | BCL_THRES | immediately |
| 1D2 | 16-r/w | BCL_TC | immediately |
| 1D3 | 16-r/w | BCL_TCUP | immediately |
| 1D4 | 16-r/w | BCL_MIN_C | immediately |
| 1D5 | 16-r/w | BCL_MIN_B | immediately |
| 1D6 | 16-r/w | BC_MIN | immediately |
| 1D7 | 16-r/w | BC_MAX | immediately |
| 1DB | 16-r/w | EXT_CONTR | vertical |
| 1DC | 16-r/w | EXT_BRT | vertical |
| 1DD | 16-r/w | INT_BRT | vertical |
| 1DF | 16-r/w | FBLMODE | vertical |
| 1E2 | 16-r/w | VS_MODE | vertical |
| 1E3 | 16-r/w | R_MODE | vertical |
| 1E8 | 16-r/w | VA_MODE | vertical |
| 1E9 | 16-r/w | WDR_SAT | vertical |
| 1EA | 16-r/w | HPROT_SS | vertical |
| 1EA | 16-r/w | HSTOP | vertical |
| 1EB | 16-r/w | BSO_EN | vertical |

Table 3-5: XDFP Control and Status Registers in Functional Order

| Ref Addr. (hex) | Bit Slice | Min. | Max. | Function | Default | Register Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XDFP Status Register |  |  |  |  |  |  |
| 20 |  |  |  | firmware version number |  | VER |
|  | bit[7:0] |  |  | firmware release | 0x21 | FW_REL |
| Input Formatter |  |  |  |  |  |  |
| 170 |  |  |  | input format |  | INFMT |
|  | bit[0] | 0 | 1 | 0/1 4:2:2/4:1:1 mode | 1 | M411 |
|  | bit[1] | 0 | 1 | 0/1 binary offset/2's complement | 1 | COB |
|  | bit[2] | 0 | 1 | 0/1 enable/disable blanking to black (for luma and chroma input when HS = 0) | 1 | BLNK |
|  | bit[4:3] | 0 | 3 | select color multiplex | 0 | CMUX |
|  | bit[5] | 0 | 1 | use HS, VS/VS2 pin instead of embedded 656 sync | 0 | EXTSYNC |
|  | bit[6] | 0 | 1 | invert field ID flag | 0 | INVFIELD |
| Scaler Control Register |  |  |  |  |  |  |
| 131 |  |  |  | scaler mode register | 0 | SCMODE |
|  | bit[1:0] |  | 0 1 2 3 | scaler mode <br> linear scaling mode nonlinear scaling mode, 'panorama' nonlinear scaling mode, 'waterglass' reserved |  | PANO |
|  | bit[13:2] |  |  | reserved, set to "0" |  |  |
|  | bit[14] | 0 | 1 | 0 scaler update command, set to "1" to update only scaler mode register |  | SCMODUP |
|  | bit[15] | 0 | 1 | 0 scaler update command, set to "1" to update all scaler control registers |  | SCUPDATE |
| 132 | bit[11:0] | 0 | 1295 | active video length for 1 -h FIFO, length in pixels 720 LLC mode (864/h) | 720 | FFLIM |
| 133 | bit[11:0] | 1024 | 4095 | scaler 1 coefficient, this scaler compresses the signal, compression by a factor "c", the value $\mathrm{c}^{*} 1024$ is required | 1024 | SCINC1 |
| 134 | bit[11:0] | 256 | 1024 | scaler 2 coefficient, this scaler expands the signal, expansion by a factor "c", the value $1 / \mathrm{c}^{*} 1024$ is required | 682 | SCINC2 |
| 135 | bit[11:0] | 0 | 4095 | scaler $1 / 2$ nonlinear scaling coefficient | 0 | SCINC |
| 136 | bit[11:0] | 0 | 4095 | scaler 1 window register for control of nonlinear scaling | 0 | SCW1_1 |
| 137 | bit[11:0] | 0 | 4095 | scaler 1 window register for control of nonlinear scaling | 0 | SCW1_2 |
| 138 | bit[11:0] | 0 | 4095 | scaler 1 window register for control of nonlinear scaling | 0 | SCW1_3 |
| 139 | bit[11:0] | 0 | 4095 | scaler 1 window register for control of nonlinear scaling | 0 | SCW1_4 |
| 13A | bit[11:0] | 0 | 4095 | scaler 1 window register for control of nonlinear scaling | 0 | SCW1_5 |
| 13B | bit[11:0] | 0 | 4095 | scaler 2 window register for control of nonlinear scaling | 0 | SCW2_1 |
| 13C | bit[11:0] | 0 | 4095 | scaler 2 window register for control of nonlinear scaling | 1 | SCW2_2 |
| 13D | bit[11:0] | 0 | 4095 | scaler 2 window register for control of nonlinear scaling | 2 | SCW2_3 |

Table 3-5: XDFP Control and Status Registers in Functional Order, continued

| Ref Addr. (hex) | Bit Slice | Min. | Max. | Function | Default | Register Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 13E | bit[11:0] | 0 | 4095 | scaler 2 window register for control of nonlinear scaling | 3 | SCW2_4 |
| 13F | bit[11:0] | 0 | 4095 | scaler 2 window register for control of nonlinear scaling | 4 | SCW2_5 |
| Luma Channel |  |  |  |  |  |  |
| 14A |  |  |  | LTI control |  | LTI |
|  | bit[3:0] | 0 | 15 | LTI gain | 4 | LTIGAIN |
|  | bit[6:4] | 0 | 7 | LTI coring | 1 | LTICOR |
|  | bit[7] | 0 | 1 | peaking/LTI enable | 1 | LTIEN |
| 14E |  |  |  | LTI mixer control 1 |  | LTIMIX1 |
|  | bit[0] | 0 | 1 | LTI mode | 0 | LTIMODE |
|  | bit[5:1] | 0 | 31 | amplitude offset to start ampl. adaptive mixing (1 step corresponds to 32 amplitude levels) 0... 31 no ...max. offset | 6 | MIXOFFSET |
|  | bit[7:6] | 0 | 3 | velocity of mixing <br> 0 : fast <br> 3: slow | 3 | MIXGAIN |
|  | bit[8] | 0 | 1 | amplitude adaptive/static mixing | 0 | MIXMODE |
| 152 |  |  |  | LTI mixer control 2 |  | LTIMIX2 |
|  | bit[5:0] | 0 | 63 | static mixer coefficient <br> 0: 100\% peaking <br> 63: 100\% LTI | 0 | MIXCOEFF |
|  | bit[8:6] | 0 |  | reserved, set to "0" | 0 |  |
| 15A | bit[8:0] | -256 | 255 | luma DC-offset | 0 | BRM |
| 16A |  |  |  | luma peaking filter, the gain at high frequencies and small signal amplitudes is $1+(k 1+k 2) / 8$ |  | PK1 |
|  | bit[3:0] | 0 | 15 | k1: peaking level undershoot | 4 | PKUN |
|  | bit[7:4] | 0 | 15 | k2: peaking level overshoot | 4 | PKOV |
|  | bit[8] | 0 | 1 | peaking value normal/inverted (peaking/softening) | 0 | PKINV |
| 16E | bit[2:0] |  |  | luma peaking filter, coring |  | PK2 |
|  | bit[4:0] | 0 | 31 | coring level | 3 | COR |
|  | bit[7:5] | $\begin{aligned} & 000 \\ & 001 \\ & 01 \mathrm{X} \\ & 100 \\ & 101 \\ & 11 \mathrm{X} \end{aligned}$ |  | peaking reduction <br> 100\% <br> 80\% <br> 60\% <br> 50\% <br> 40\% <br> 30\% | 0 | PKRD |
|  | bit[8] | 0 | 1 | peaking filter center frequency high/low | 0 | PFS |

Table 3-5: XDFP Control and Status Registers in Functional Order, continued

| Ref Addr. (hex) | Bit Slice | Min. | Max. | Function | Default | Register Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Chroma Channel |  |  |  |  |  |  |
| 16B |  |  |  | digital transient improvement |  | DTICTRL |
|  | bit[3:0] | 0 | 15 | coring value | 1 | DTICO |
|  | bit[7:4] | 0 | 15 | DTI gain | 5 | DTIGA |
|  | bit[8] | 0 | 1 | narrow/wide bandwidth mode | 1 | DTIMO |
| 16F |  |  |  | luma/chroma matching delay |  | CRCTRL |
|  | bit[2:0] | -2 | 2 | variable chroma delay | 0 | CDEL |
|  | bit[3] | 0 |  | reserved, set to "0" | 0 |  |
|  | bit[4] | 0 | 1 | CB (U) sample first / CR (V) sample first | 0 | ENVU |
|  | bit[5] | 0 |  | reserved, set to "0" |  |  |
| Inverse Matrix |  |  |  |  |  |  |
| 1A6 | bit[14:9] | 0 | 63 | picture saturation in steps of 1/32 | 32 | SATM |
|  |  |  |  | picture matrix coefficient $\mathrm{B}-\mathrm{Y}=\mathrm{MB} 1 \mathrm{M} / 64^{*} \mathrm{CB}+\mathrm{MB} 2 \mathrm{M} / 64^{*} \mathrm{CR}$ |  |  |
| 1A8 | bit[15:7] | -64 | 63 |  | 0 | MB2M |
| 1A9 | bit[15:7] | 0 | 127 |  | 113 | MB1M |
|  |  |  |  | picture matrix coefficient $\mathrm{G}-\mathrm{Y}=\mathrm{MG} 1 \mathrm{M} / 64^{*} \mathrm{CB}+\mathrm{MG} 2 \mathrm{M} / 64^{*} \mathrm{CR}$ |  |  |
| 1AA | bit[15:7] | -64 | 63 |  | -44 | MG2M |
| 1 AB | bit[15:7] | -64 | 63 |  | -22 | MG1M |
|  |  |  |  | picture matrix coefficient $\mathrm{R}-\mathrm{Y}=\mathrm{MR} 1 \mathrm{M} / 64^{*} \mathrm{CB}+\mathrm{MR} 2 \mathrm{M} / 64^{*} \mathrm{CR}$ |  |  |
| 1AC | bit[15:7] | 0 | 127 |  | 86 | MR2M |
| 1AD | bit[15:7] | -64 | 63 |  | 0 | MR1M |
| Non-Linear Color-Space Enhancer |  |  |  |  |  |  |
| $\begin{aligned} & 117- \\ & 11 \mathrm{E} \end{aligned}$ | bit[8:0] | -256 | 255 | difference between Y-coordinate of the current basepoint and the linear characteristic | 0 | RDYO RDY7 |
|  | bit[9] | 0 |  | reserved, set to "0" | 0 |  |
|  | bit[14:10] | 0 | 31 | X-coordinate of segment basepoint | 0 | $\begin{aligned} & \text { RX0 } \\ & \text { RX7 } \end{aligned}$ |
|  | bit[15] | 0 |  | reserved, set to "0" | 0 |  |
| $\begin{aligned} & 11 \mathrm{~F} \\ & 126 \end{aligned}$ | bit[8:0] | -256 | 255 | difference between Y-coordinate of the current basepoint and the linear characteristic | 0 | $\begin{aligned} & \text { GDYO - } \\ & \text { GDY7 } \end{aligned}$ |
|  | bit[9] | 0 |  | reserved, set to "0" | 0 |  |
|  | bit[14:10] | 0 | 31 | X-coordinate of segment basepoint | 0 | $\begin{aligned} & \text { GX0 - } \\ & \text { GX7 } \end{aligned}$ |
|  | bit[15] | 0 |  | reserved, set to"0" | 0 |  |

Table 3-5: XDFP Control and Status Registers in Functional Order, continued

| Ref Addr. (hex) | Bit Slice | Min. | Max. | Function | Default | Register Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 127- \\ & 12 \mathrm{E} \end{aligned}$ | bit[8:0] | -256 | 255 | difference between Y-coordinate of the current basepoint and the linear characteristic | 0 | BDYO - BDY7 |
|  | bit[9] | 0 |  | reserved, set to "0" | 0 |  |
|  | bit[14:10] | 0 | 31 | X-coordinate of segment basepoint | 0 | $\begin{aligned} & \text { BX0 - } \\ & \text { BX7 } \end{aligned}$ |
|  | bit[15] | 0 |  | reserved, set to "0" | 0 |  |
| Picture Frame Generator |  |  |  |  |  |  |
| 14F | bit[3:0] | 0 |  | reserved, set to "0" | 0 |  |
|  | bit[7:4] | 0 | 13 14,15 | picture frame contrast $B$ <br> B amplitude $=$ PFCB $\cdot($ PFBCT +4$)$ invalid | 8 | PFBCT |
| 153 | bit[3:0] | 0 |  | reserved, set to "0" | 0 |  |
|  | bit[7:4] | 0 | 13 <br> 14,15 | picture frame contrast $G$ <br> G amplitude $=$ PFCG $\cdot($ PFGCT +4$)$ invalid | 8 | PFGCT |
| 154 | bit[2:0] | 0 | 7 | picture frame generator priority id | 7 | PFGID |
|  | bit[8] | 0 | 1 | enable prio id for picture frame generator | 0 | PFGEN |
| 157 | bit[3:0] | 0 |  | reserved, set to "0" | 0 |  |
|  | bit[7:4] | 0 | $13$ <br> 14,15 | picture frame contrast $B$ <br> R amplitude $=$ PFCR $\cdot($ PFRCT +4$)$ invalid | 8 | PFRCT |
| 158 | bit[7:0] | 0 | 1 | disable/enable analog fast blank input1/2 <br> if bit $[x]$ is set to " 1 ", then the function is active for the respective signal priority | 0 | PBFB1 |
| 168 | bit[8:0] | 0 | 511 | vertical picture frame end line | 57 | PFGVE |
| 16C | bit[8:0] | 1 | $\begin{aligned} & 511 \\ & 0 \end{aligned}$ | vertical picture frame start line (+128) vertically disabled | 0 | PFGVB |
| 175 | bit[10:0] | 0 | $\begin{aligned} & 1295 \\ & 0 \\ & \text { h' }^{\prime} 7 \mathrm{FF} \end{aligned}$ | horizontal picture frame begin (see table for max. pixels per line) horizontally disabled full frame | 280 | PFGHB |
| 176 | bit[10:0] | 0 | 1295 | horizontal picture frame end (see table for max. pixels per line) | 137 | PFGHE |

Table 3-5: XDFP Control and Status Registers in Functional Order, continued

| Ref Addr. (hex) | Bit Slice | Min. | Max. | Function | Default | Register Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Brightness and Contrast |  |  |  |  |  |  |
| 1A7 | bit[14:9] | 0 | 63 | picture contrast in steps of 1/32 | 32 | CTM |
| 1DB | bit[14:6] | 0 | 511 | analog contrast for external RGB | 360 | EXT_CONTR |
| 1DC | bit[15:6] | -256 | 255 | analog brightness for external RGB <br> The range allows for both increase and reduction of brightness. | 128 | EXT_BRT |
| 1DD | bit[15:6] | -256 | 255 | internal analog brightness <br> The range allows for both increase and reduction of brightness. | 24 | INT_BRT |
| Scan Velocity Modulation |  |  |  |  |  |  |
| 15B | bit[3:0] | 0 | 15 | delay of SVMOUT in steps of 12.5 ns (SVMOUT vs. RGBOUT is 60 ns @ 7 ) | 7 | SVDEL |
|  | bit[7:4] | 0 | 15 | coring value | 0 | SVCOR |
|  | bit[8] | 0 |  | reserved, set to"0" |  |  |
| 15F | bit[7:0] | 0 | 255 | limit value | 100 | SVLIM |
|  | bit[8] | 0 |  | reserved, set to"0" | 0 |  |
| 167 |  |  |  | video mode coefficients |  | SVM1 |
|  | bit[5:0] | 0 | 63 | gain | 60 | SVG |
|  | bit[8:6] | 0 | 6 | differentiator delay ( $0=$ filter off) | 1 | SVD |
| Beam Current Limiter (BCL) |  |  |  |  |  |  |
| 59 | bit[14:3] | 0 | 4095 | beam current, latched every line except during vertical blanking | 0 | BC |
| 1CF | bit[11:4] | 0 | 255 | brightness reduction depending on measured BC | 0 | BCL_BRED |
| 1D0 | bit[14:6] | 0 | 511 | BCL loopgain | 0 | BCL_GAIN |
| 1D1 | bit[15:3] | 0 | $\begin{aligned} & 4095 \\ & -4096 \end{aligned}$ | BCL threshold current if sense input used if RSW1 input used | 0 | BCL_THRES |
| 1D2 | bit[8:0] | 1 | $\begin{aligned} & 0 \\ & 511 \end{aligned}$ | BCL time constant: <br> BCL off <br> $800 \mathrm{~ms} . . .0 .025 \mathrm{~ms}$ | 0 | BCL_TC |
| 1D3 | bit[8:0] | 1 | $\begin{aligned} & 511 \\ & 0 \end{aligned}$ | second BCL time constant for increasing contrast take BCL_TC instead | 0 | BCL_TCUP |
| 1D4 | bit[14:6] | 0 | 511 | BCL minimum contrast ( $=0 .$. max contrast) | 0 | BCL_MIN_C |
| 1D5 | bit[14:6] | 0 | 511 | BCL minimum brightness (= 0..max bright.) | 0 | BCL_MIN_B |
| 1D6 | bit[14:3] | 0 | 4095 | minimum beam current (reset every field) | 0 | BC_MIN |
| 1D7 | bit[14:3] | 0 | 4095 | maximum beam current (reset every field) | 0 | BC_MAX |
| 1DB | bit[0] |  | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | beam current limitation reduces ext. RGB BCL does not reduce ext. RGB | 0 | NOOSDBCL |

Table 3-5: XDFP Control and Status Registers in Functional Order, continued

| Ref Addr. (hex) | Bit Slice | Min. | Max. | Function | Default | Register Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Tube Measurement |  |  |  |  |  |  |
| 15C | bit[8:0] | 0 | 511 | tube measurement linestart line for tube measurement (+2 lines) | 10 | TML |
| 1C1 | bit[10:0] | 0 | 1295 | latch timing of madc data in pixels before the begin of horiz. blanking HBST | 128 | MADCLAT |
| 1C2 |  |  |  | measurement control word |  | MCTRL |
|  | bit[8] | 0 | 1 | enable/disable ultra black blanking | 0 | ULBLK_DIS |
|  | bit[9] | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | all outputs blanked (video mute) normal mode | 0 | BLANK_DIS |
|  | bit[10] | 0 | 1 | broad/narrow measurement bandwidth | 0 | BW_SEL |
|  | bit[13] | 0 | 1 | disable/enable horizontal blanking during measurement | 0 | MBLANK |
|  | bit[14] | 0 | 1 | disable/enable RSW1 pin as input for beam current measurement | 0 | SMODE |
| Cutoff and Drive Measurement |  |  |  |  |  |  |
| 6B | bit[11:3] | 0 | 511 | latched cutoff Red | 0 | CUTOFF_R |
| 6C | bit[11:3] | 0 | 511 | latched cutoff Green | 0 | CUTOFF_G |
| 6D | bit[11:3] | 0 | 511 | latched cutoff Blue | 0 | CUTOFF_B |
| 6E | bit[11:3] | 0 | 511 | latched White Drive Red | 0 | WDRIVE_R |
| 6F | bit[11:3] | 0 | 511 | latched White Drive Green | 0 | WDRIVE_G |
| 70 | bit[11:3] | 0 | 511 | latched White Drive Blue | 0 | WDRIVE_B |
| 146 | bit[8:0] | 0 | 511 | RGB values for white drive beam current measurement | 0 | WDRM |
| 1C0 | bit[14:6] | 0 | 511 | internal brightness for measurement. | 256 | IBRM |
| 1C2 | bit[11] | 0 | 1 | enable/disable white drive measurement | 0 | WDR_DIS |
| 1C2 | bit[12] | 0 | 1 | enable/disable cutoff measurement | 0 | CUT_DIS |
| 1C3 | bit[12:4] | 0 | 511 | reference for cutoff Red | 511 | CUT_R |
| 1C4 | bit[12:4] | 0 | 511 | reference for cutoff Green | 511 | CUT_G |
| 1-5 | bit[12:4] | 0 | 511 | reference for cutoff Blue | 511 | CUT_B |
| 1C6 | bit[14:6] | 1 | $\begin{aligned} & 0 \\ & 511 \end{aligned}$ | the reference values were taken directly as cutoff values; gain for cutoff control loop | 0 | CUT_GAIN |
| 1 C 7 | bit[14:6] | 1 | $0$ <br> 511 | the reference values were taken directly as white drive values <br> gain for white drive control loop | 0 | WDR_GAIN |
| $1 \mathrm{C8}$ | bit[12:4] | 0 | 511 | reference for White Drive Red | 511 | WDR_R |
| 1C9 | bit[12:4] | 0 | 511 | reference for White Drive Green | 511 | WDR_G |
| 1CA | bit[12:4] | 0 | 511 | reference for White Drive Blue | 511 | WDR_B |
| 1CB | bit[14:6] | 475 | 511 | threshold for automatic drive saturation avoidance | 491 | MAX_WDR |
| 1E9 | bit[0] | 0 | 1 | disable/enable automatic drive saturation avoidance | 0 | WDR_SAT |

Table 3-5: XDFP Control and Status Registers in Functional Order, continued

| Ref <br> Addr. <br> (hex) | Bit Slice | Min. | Max. | Function |  | Default | Register Name |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Timing |  |  |  |  |  |  |  |
| 14B | bit[8:0] | 0 | 511 | start point of active video relative to incoming HS signal in <br> steps of 2 LLC2 clocks; can be used e.g. for panning | 0 | SFIF |  |
| 160 |  |  |  | vertical blanking stop |  |  |  |

Table 3-5: XDFP Control and Status Registers in Functional Order, continued

| Ref Addr. (hex) | Bit Slice | Min. | Max. | Function | Default | Register Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 187 | bit[15:6] | -512 | 511 | vertical angle | 0 | ANGLE |
| 188 | bit[15:6] | -512 | 511 | vertical bow | 0 | BOW |
| 1EA | bit[0] | 0 | 1 | disable/enable soft stop if h-safety protection is active | 0 | HPROT_SS |
|  | bit[1] | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | end of RAMP down is constant high end of RAMP down is a pulse | 0 | HSTOP |
| Vertical Modes |  |  |  |  |  |  |
| 1E2 | bit[0] | 0 | 1 | VSYNC synchronized/free running | 0 | VS_MODE |
| 1E3 | bit[1:0] |  | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | raster mode <br> same input and output raster field 2 is delayed (only A raster is written) field 1 is delayed (only $B$ raster is written) not used | 0 | R_MODE |
| 1E8 | bit[0] | 0 | 1 | automatic lines-per-field adaption (constant raster amplitude) off/on | 0 | VA_MODE |
| 1EB | bit[0] | 0 | 1 | disable/enable black switch off procedure on h-safety failure | 0 | BSO_EN |
| Vertical Parameters |  |  |  |  |  |  |
| 17D | bit[8] | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ |  | automatic VSYNC polarity detection force VS/VS2 input low active | 0 | VSYPOL |
| 17D | bit[10] | 0 | 1 | VS/VS2 pin is source of VSYNC | 0 | VSYSRC |
| 195 | bit[6:0] | 0 | 127 | window (LPFD $\pm$ VSYNWIN) for sync detection | 32 | VSYNWIN |
| 196 | bit[9:0] | 0 | 1023 | lines per field | 312 | LPFD |
| 197 | bit[9:0] | 0 | 1023 | number of hold lines | 10 | HOLDL |
| 198 | bit[9:0] | 0 | 1023 | number of flyback lines (flyback booster active) | 5 | FLYBL |
| Vertical Sawtooth Correction (\%-values according to DAC range) |  |  |  |  |  |  |
| 190 | bit[15:8] | -512 | 511 | vertical amplitude ( $\pm 25 \%$ ) | 0 | AMPL |
| 191 | bit[14:6] | 0 | 510 | zoom (0...100...200\%) | 256 | ZOOM |
| 192 | bit[15:8] | -512 | 511 | vertical picture position ( $\pm 25 \%$ ); (DC offset of sawtooth output). This offset is independent of EHT compensation. | 0 | VPOS |
| 193 | bit[15:8] | -512 | 511 | linearity ( $\pm 25 \%$ ) | 0 | LIN |
| 194 | bit[15:8] | -512 | 511 | S-correction ( $\pm 20 \%$ ) | 0 | SCORR |

Table 3-5: XDFP Control and Status Registers in Functional Order, continued

| Ref Addr. (hex) | Bit Slice | Min. | Max. | Function | Default | Register Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Extreme High Tension (EHT) Compensation (\%-values according to DAC range) |  |  |  |  |  |  |
| 1AF | bit[14:6] | 0 | 2047 | threshold for second coefficients of horizontal and vertical EHT compensation | 2047 | EHT_THRES |
| $1 \mathrm{B0}$ | bit[14:6] | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 511 | EHT static time constant for horizontal and vertical amplitude compensation <br> off <br> 800 .. 0.025 ms | 0 | EHT_STC |
| 1B1 | bit[15:6] | -512 | 511 | first coefficient for static EHT compensation of vertical amplitude ( $\pm 100 \%$ ) | 0 | EHTV_SA1 |
| 1B2 | bit[15:6] | -512 | 511 | second coefficient for static EHT compensation of vertical amplitude ( $\pm 100 \%$ ) | 0 | EHTV_SA2 |
| 1B3 | bit[15:6] | -512 | 511 | first coefficient for static EHT compensation of horizontal amplitude ( $\pm 100 \%$ ) | 0 | EHTH_SA1 |
| 1B4 | bit[15:6] | -512 | 511 | second coefficient for static EHT compensation of horizontal amplitude ( $\pm 100 \%$ ) | 0 | EHTH_SA2 |
| East-West Parabola (\%-values according to DAC range) |  |  |  |  |  |  |
| 19A | bit[15:7] | -256 | 255 | picture width (0...100\%) | 51 | WIDTH |
| 19B | bit[15:8] | -512 | 511 | trapeze correction ( $\pm 50 \%$ ) | 0 | TCORR |
| 19C | bit[15:8] | -512 | 511 | cushion correction ( $\pm 25 \%$ ) | 0 | CUSH |
| 19D | bit[15:8] | -512 | 511 | upper corner correction ( $\pm 6 \%$ ) | 0 | CRNU |
| 19E | bit[15:8] | -512 | 511 | lower corner correction ( $\pm 6 \%$ ) | 0 | CRNL |
| 19F | bit[15:8] | -512 | 511 | upper corner correction 6th order ( $\pm 6 \%$ ) | 0 | CRNUS |
| 1A0 | bit[15:8] | -512 | 511 | lower corner correction 6th order ( $\pm 6 \%$ ) | 0 | CRNLS |
| 17E | bit[0] |  | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | use complete DAC range scale EW amplitude to linelength for PWM output | 0 | EWPWMSC |

Table 3-5: XDFP Control and Status Registers in Functional Order, continued

| Ref Addr. (hex) | Bit Slice | Min. | Max. | Function | Default | Register Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display Frequency Doubling |  |  |  |  |  |  |
| 17D |  |  |  | display frequency doubling control word |  | DFDCTRL |
|  | bit[1:0] |  | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | display raster mode $\left(A^{\prime}=\right.$ field $A$ in raster $\left.B\right)$ <br> A A، B‘B <br> AABB <br> AAB'B' <br> not used | 0 | DFDMODE |
|  | bit[3:2] |  | 0 1 2 3 | minimum field length filter <br> off <br> 2 fields <br> 3 fields <br> 4 fields | 0 | DFDFILT |
|  | bit[5:4] |  | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | input sync doubling switch <br> leave $H$ and $V$ sync unchanged double VSYNC and leave HSYNC unchanged double HSYNC and leave VSYNC unchanged double H and V sync | 0 | DFDSW |
|  | bit[10:6] | 0 |  | reserved, set to "0" |  |  |
|  | bit[11] | 0 | 1 | dis-/enable still picture (only available if display frequency doubling is enabled) | 0 | STILL |
|  | bit[12] | 0 | 1 | high/low active FIFO control signals | 0 | FIFOPOL |
| Analog RGB Insertion |  |  |  |  |  |  |
| 116 |  |  |  | control signals for analog matrix |  | AMCTRL |
|  | bit[5:0] | 0 |  | reserved, set to "0" | 0 |  |
|  | bit[8:6] | 0 | $\begin{aligned} & 4 \\ & 1 \\ & 2 \\ & 4 \end{aligned}$ | $\begin{aligned} & \text { select YUV matrix } \\ & \text { RGB } \\ & 480 \mathrm{P} \\ & 1080 \mathrm{l} \end{aligned}$ | 0 | MATTYPE |
|  | bit[14:10] | 0 | 31 | saturation for analog RGB/YUV | 0 | ASAT |
|  | bit[15] | 0 |  | reserved, set to "0" | 0 |  |

Table 3-5: XDFP Control and Status Registers in Functional Order, continued

| Ref Addr. (hex) | Bit Slice | Min. | Max. | Function | Default | Register Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1DF |  |  |  | fast blank interface mode |  | FBLMODE |
|  | bit[0] |  | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | fast blank from FBLIN1 pin force internal fast blank signal to high | 0 | FBFOH1 |
|  | bit[1] | 0 | 1 | fast blank active high/low at FBLIN pin |  | FBPOL |
|  | bit[2] |  | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | fast blank from FBLIN1 pin force internal fast blank signal to low | 0 | FBFOL1 |
|  | bit[3] |  | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | fast blank priority <br> FBLIN1>FBLIN2 FBLIN1<FBLIN2 | 0 | FBPRIO |
|  | bit[4] |  | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | fast blank from FBLIN2 pin force internal fast blank signal to low |  | FBFOL2 |
|  | bit[5] |  | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | fast blank from FBLIN2 pin force internal fast blank signal to high | 0 | FBFOH2 |
|  | bit[6] | 0 | 1 | fast blank monitor input select FBLIN1/2 |  | FBMON |
|  | bit[7] | 0 | 1 | disable/enable clamping for RGBIN1\&2 |  | CLAMP |
|  | bit[8] | 0 | 1 | vertical blanking of clamp pulse | 0 | CLAMPVB |
|  | bit[9] | 0 | 1 | half contrast signal active high/low at HCS pin |  | HCSPOL |
|  | bit[10] | 0 | 1 | disable/enable half contrast switching | 0 | HCSEN |
|  | bit[11] |  | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | half contrast signal from HCS pin force internal half contrast signal to high |  | HCSFOH |
|  | bit[12] |  | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | half contrast level at $-6 \mathrm{~dB}(=50 \%)$ half contrast level at $-10 \mathrm{~dB}(=30 \%)$ | 0 | HCSLEVEL |
|  | bit[15:13] | 0 |  | reserved, set to"0" |  |  |
| $\mathrm{I}^{2} \mathrm{C}$ Controlled 8-Bit PWM |  |  |  |  |  |  |
| 17B | bit[7:0] | 0 | 255 | PWM2 data word | 0 | PWM2 |
| 17C | bit[7:0] | 0 | 255 | PWM1 data word | 0 | PWM1 |
| 17E | bit[9:2] | 0 | 255 | PWMV data word/amplitude of parabola (if bit[1] is set) | 0 | PWMV |
|  | bit[1] |  | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | use PWMV as static PWM output use PWMV as parabola output | 0 | PWMVEN |

### 3.3.1. Scaler Adjustment

In case of linear scaling, most of the scaler registers need not to be set. Only the scaler mode, active video length, and the fixed scaler increments (SCINC1 / SCINC2) must be written.

The adjustment of the scaler for nonlinear scaling should use the parameters given in Table 3-6. An example for 'panorama vision' mode is depicted in Fig. $3-4$. It shows the scaling of the input signal and the variation of the scaling factor during the active video line. The scaling factor starts below 1, i.e. for the borders the video data is expanded and after it exceeds 1 it is compressed. When the picture center is reached, the scaling factor is held constant. At the second border the scaling factor changes back symmetrically.

Table 3-6: Setup values for nonlinear scaler modes


Fig. 3-4: Scaler operation for "panorama" mode

| Mode | 27 MHz |  |  |  | 32 MHz |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register | 'waterglass' border 35\% |  | 'panorama' <br> border 30\% |  | 'waterglass' border 35\% |  | 'panorama' <br> border 30\% |  |
|  | center 3/4 | center 5/6 | center 4/3 | center 6/5 | center 3/4 | center 5/6 | center 4/3 | center 6/5 |
| SCINC1 | 1099 | 1064 | 1024 | 1024 | 1195 | 1122 | 1024 | 1024 |
| SCINC2 | 1024 | 1024 | 259 | 407 | 1024 | 1024 | 305 | 489 |
| SCINC | 60 | 65 | 56 | 38 | 54 | 42 | 68 | 46 |
| FFLIM | 715 | 717 | 758 | 796 | 833 | 845 | 831 | 871 |
| SCW1-0 | 20 | 10 | 106 | 106 | 51 | 37 | 109 | 126 |
| SCW1-1 | 156 | 123 | 106 | 106 | 161 | 166 | 125 | 126 |
| SCW1-2 | 202 | 236 | 273 | 292 | 256 | 257 | 291 | 310 |
| SCW1-3 | 338 | 349 | 273 | 292 | 366 | 386 | 307 | 310 |
| SCW1-4 | 358 | 359 | 379 | 398 | 417 | 423 | 416 | 436 |
| SCW2-0 | 20 | 10 | 186 | 177 | 51 | 37 | 168 | 175 |
| SCW2-1 | 156 | 123 | 186 | 177 | 161 | 166 | 184 | 175 |
| SCW2 - 2 | 384 | 417 | 354 | 363 | 373 | 368 | 350 | 359 |
| SCW2-3 | 520 | 530 | 354 | 363 | 483 | 497 | 366 | 359 |
| SCW2-4 | 540 | 540 | 540 | 540 | 534 | 534 | 534 | 534 |

## 4. Specifications

### 4.1. Outline Dimensions



SPGS705000-3(P80)/1E
Fig. 4-1:
80-pin Plastic Quad Flat Package
(PQFP80)
Weight approximately 1.61 g Dimensions in mm

### 4.2. Pin Connections and Short Descriptions

NC = not connected
LV = if not used, leave vacant
$\mathrm{X}=$ obligatory; connect as described in circuit diagram
IN = input
OUT = output
SUPPLYA = analog supply pin
SUPPLYD = digital supply pin

| Pin No. <br> PQFP <br> $80-$-pin | Pin Name | Type | Connection <br> (if not used) | Short Description |
| :--- | :--- | :--- | :--- | :--- |
| 1 | Y6 | IN | GNDD | Picture Bus Luma |
| 2 | Y7 | IN | GNDD | Picture Bus Luma (MSB) |
| 3 | $656 E N$ | IN | X | Enable 656 input mode (LLC2 = 54 MHz) |
| 4 | LLC2 | IN | X | System Clock Input |
| 5 | HS | IN | X | Horizontal Sync Input |
| 6 | VS | IN | GNDD | Vertical Sync Input |
| 7 | FREQSEL | IN | X | Selection of H-Drive Frequency Range |
| 8 | CM1 | IN | X | Clock Select 1 |
| 9 | CM0 | IN | X | Clock Select 0 |
| 10 | VS2 | IN | GNDD | Additional VSYNC input |
| 11 | XTAL2 | OUT | X | Analog Crystal Output (5-MHz Security Clock) |


| Pin No PQFP 80-pin | Pin Name | Type | Connection (if not used) | Short Description |
| :---: | :---: | :---: | :---: | :---: |
| 12 | XTAL1 | IN | X | Analog Crystal Input (5-MHz Security Clock) |
| 13 | NC |  |  | connect to ground GNDD |
| 14 | GNDP | SUPPLYD | X | Ground, Output Pin Driver |
| 15 | VSUPP | SUPPLYD | X | Supply Voltage, Output Pin Driver |
| 16 | FIFORRD | OUT | LV | FIFO Read counter Reset |
| 17 | FIFORD | OUT | LV | FIFO Read Enable |
| 18 | FIFOWR | OUT | LV | FIFO Write Enable |
| 19 | FIFORWR | OUT | LV | FIFO Write counter Reset |
| 20 | PWM1 | OUT | LV | $1^{2} \mathrm{C}$-controlled DAC |
| 21 | PWM2 | OUT | LV | $1^{2} \mathrm{C}$-controlled DAC |
| 22 | PWMV | OUT | LV | $1^{2} \mathrm{C}$-controlled DAC |
| 23 | HOUT | OUT | X | Horizontal Drive Output |
| 24 | VSTBY | SUPPLYD | GNDP | Standby Supply Voltage, HOUT generation |
| 25 | DFVBL | OUT | LV | Dynamic focus blanking / horizontal DAF pulse |
| 26 | HSYNC | OUT | LV | Horizontal sync output |
| 27 | VSYNC | OUT | LV | Vertical sync output |
| 28 | NC |  |  | connect to ground GNDO |
| 29 | ASG1 | SUPPLYA | X | Analog Shield Ground |
| 30 | HFLB | IN | HOUT | Horizontal Flyback Input |
| 31 | SAFETY | IN | GNDO | Safety Input |
| 32 | VPROT | IN | GNDO | Vertical Protection Input |
| 33 | RSW2 | OUT | LV | Range Switch2, Measurement ADC |
| 34 | RSW1 | IN/OUT | LV | Range Switch1, Measurement ADC |
| 35 | SENSE | IN | GNDO | Sense ADC Input |
| 36 | GNDM | SUPPLYA | X | Ground, MADC Input |
| 37 | VERT+ | OUT | GNDO | Differential Vertical Sawtooth Output |
| 38 | VERT- | OUT | GNDO | Differential Vertical Sawtooth Output |
| 39 | EW | OUT | GNDO | East West CorrectionOutput |
| 40 | NC |  |  | connect to ground GNDO |
| 41 | SVM | OUT | VSUPO | Scan Velocity Modulation |
| 42 | ROUT | OUT | VSUPO | Analog Output Red |


| Pin No PQFP 80-pin | Pin Name | Type | Connection (if not used) | Short Description |
| :---: | :---: | :---: | :---: | :---: |
| 43 | GOUT | OUT | VSUPO | Analog Output Green |
| 44 | BOUT | OUT | VSUPO | Analog Output Blue |
| 45 | GNDO | SUPPLYA | x | Ground, Analog Back-end |
| 46 | XREF | IN | X | Reference Input for RGB DACs |
| 47 | VSUPO | SUPPLYA | X | Supply Voltage, Analog Back-end |
| 48 | VRD/BCS | IN | X | DAC Reference, Beam Current Safety |
| 49 | AGND | SUPPLYA | X | Analog Ground for analog Matrix |
| 50 | FBLIN1 | IN | GNDO | Fast-Blank1 Input |
| 51 | RIN1 | IN | GNDO | Analog Red1 Input |
| 52 | GIN1 | IN | GNDO | Analog Green1 Input |
| 53 | BIN1 | IN | GNDO | Analog Blue1 Input |
| 54 | FBLIN2 | IN | GNDO | Fast-Blank2 Input |
| 55 | RIN2 / $\mathrm{P}_{\mathrm{R}}$ | IN | GNDO | Analog Red2 / $\mathrm{P}_{\mathrm{R}}$ Input |
| 56 | GIN2 / Y | IN | GNDO | Analog Green2 / Y Input |
| 57 | BIN2 / $\mathrm{P}_{\mathrm{B}}$ | IN | GNDO | Analog Blue2 / $\mathrm{P}_{\mathrm{B}}$ Input |
| 58 | ASG2 | SUPPLYA | X | Analog Shield Ground |
| 59 | HCS | IN | GNDD | Half-Contrast |
| 60 | NC |  |  | connect to GNDO |
| 61 | TEST | IN | GNDD | Test Pin, connect to GNDD |
| 62 | RESQ | IN | X | Reset Input, active low |
| 63 | SCL | IN/OUT | X | $\mathrm{I}^{2} \mathrm{C}$-bus Clock |
| 64 | SDA | IN/OUT | X | $1^{2} \mathrm{C}$-bus Data |
| 65 | C0 | IN | GNDD | Picture Bus Chroma (LSB) |
| 66 | C1 | IN | GNDD | Picture Bus Chroma |
| 67 | C2 | IN | GNDD | Picture Bus Chroma |
| 68 | C3 | IN | GNDD | Picture Bus Chroma |
| 69 | C4 | IN | GNDD | Picture Bus Chroma |
| 70 | C5 | IN | GNDD | Picture Bus Chroma |
| 71 | C6 | IN | GNDD | Picture Bus Chroma |
| 72 | C7 | IN | GNDD | Picture Bus Chroma (MSB) |
| 73 | VSUPD | SUPPLYD | X | Supply Voltage, Digital Circuitry |


| Pin No. <br> PQFP <br> 80 -pin | Pin Name | Type | Connection <br> (if not used) | Short Description |
| :--- | :--- | :--- | :--- | :--- |
| 74 | GNDD | SUPPLYD | X | Ground, Digital Circuitry |
| 75 | Y0 | IN | GNDD | Picture Bus Luma (LSB) |
| 76 | Y1 | IN | GNDD | Picture Bus Luma |
| 77 | Y2 | IN | GNDD | Picture Bus Luma |
| 78 | Y3 | IN | GNDD | Picture Bus Luma |
| 79 | Y4 | IN | GNDD | Picture Bus Luma |
| 80 | Y5 | IN | GNDD | Picture Bus Luma |

### 4.3. Pin Descriptions

Pin 3, Enable 656 mode, 656EN (Fig. 4-3)
Low level selects parallel mode with LLC2 $=27 /$ 32 MHz , a high level selects 656 mode with LLC2=54 MHz.

Pin 4, Main Clock Input, LLC2 (Fig. 4-3)
This is the input for the line-locked clock signal. The frequency can be $27,32,40.5,54 \mathrm{MHz}$.

Pin 5, Sync Signal Input, HS (Fig. 4-3)
This pin gets the horizontal sync information. Either single or double horizontal frequency or VGA horizontal sync signal.

Pin 6, Sync Signal Input, VS (Fig. 4-3)
This pin gets the vertical sync information. Either single or double vertical frequency or VGA vertical sync signal.

Pin 7, H-Drive frequency of range select, FREQSEL (Fig. 4-3)
This pin selects the frequency range for the horizontal drive signal (see Section 2.3.2. on page 16).

Pin 8, Clock Select 1, CM1 (Fig. 4-3)
In case of a low level on 656EN, a low level on this pin selects $27 / 32 \mathrm{MHz}$, a high level selects 40.5 MHz (see Section 2.3.11. on page 21).

Pin 9, Clock Select 0, CM0 (Fig. 4-3)
In case of a low level on 656EN, a low level on this pin selects 27 MHz , a high level selects 32 MHz (see Section 2.3.11. on page 21).

Pin 10, Sync Signal Input, VS2 (Fig. 4-3)
Additional pin for the vertical sync information. Via $I^{2} \mathrm{C}$ Register the used vertical sync can be switched between the inputs VS2 and VS (Pin 6)

Pin 11,12, Crystal Output, Input, XTAL2, XTAL1
(Fig. 4-15)
These Pins are connected to an 5 MHz crystal oscillator. The security unit for the HOUT signal uses this clock signal as reference.

Pin 14, Ground, Output Pin Driver, GNDP ${ }^{1)}$
Output Pin Driver Reference
Pin 15, Supply Voltage, Output Pin Driver, VSUPP ${ }^{1)}$ This pin is used as supply for the following digital output pins: FIFORRD, FIFORD, FIFOWR, FIFORWR, PWM1, PWM2, PWMV, HOUT, DFVBL, HSYNC, VSYNC.

Pin 16, Reset for FIFO read counter, FIFORRD (Fig. 4-4)
This signal is active high and resets the read counter in the display frequency doubling FIFO.

Pin 17, Read enable for FIFO, FIFORD (Fig. 4-4)
This signal is active high and enables the read counter in the display frequency doubling FIFO.

Pin 18, Write enable for FIFO, FIFOWR (Fig. 4-4)
This signal is active high and enables the write counter in the display frequency doubling FIFO.

Pin 19, Reset for FIFO write counter, FIFORWR
(Fig. 4-4)
This signal is active high and resets the write counter in the display frequency doubling FIFO.

Pin 20, Adjustable DC Output 1, PWM1 (Fig. 4-4)
This output delivers a DC voltage with a resolution of 8 bit, adjustable over the I2C bus. The output is driven by a push-pull stage. The PWM frequency is appr. 79.4 kHz . For a ripple-free voltage a first order lowpass filter with a corner frequency $<120 \mathrm{~Hz}$ should be applied.

Pin 21, Adjustable DC Output 2, PWM2 (Fig. 4-4)
See pin 20.
Pin 22, PWMV (Fig. 4-4)
This PWM output generates an adjustable vertical parabola with 7 bit resolution and appr. 79.4 kHz PWM frequency.

Pin 23, Horizontal Drive, HOUT (Fig. 4-7)
This open source output supplies the drive pulse for the horizontal output stage. A pulldown resistor has to be used (see Section 2.3. on page 16).

Pin 24, Standby Supply Voltage, HOUT generation, VSTBY ${ }^{1)}$
In standby mode, only the horizontal drive circuitry is active, regardless of RESQ (pin 62), with a duty cycle of $\sim 79 \%$ at 55 kHz (represents the beginning of the softstart procedure). If this pin is connected to GNDP (pin 14), HOUT stays high after reset.

Pin 25, DFVBL (Fig. 4-4)
Blank pulse for dynamic focus during vertical blanking period, or free programmable horizontal pulse for horizontal dynamic focus generation

Pin 26, HSYNC (Fig. 4-4)
Horizontal sync output (in phase with the analog clamp pulse)

Pin 27, VSYNC (Fig. 4-4)
Vertical sync output ( interlaced or progressive)
Pin 29, Shield Ground, Analog Backend, ASG11)
Analog shield ground for the backend
Pin 30, Horizontal Flyback Input, HFLB (Fig. 4-3)
Via this pin the horizontal flyback pulse is supplied to the DDP (see Section 2.3. on page 16).

Pin 31, Safety Input, SAFETY (Fig. 4-3)
This input has two thresholds. A signal between the lower and upper threshold means normal function. A signal below the lower threshold or above the upper threshold is detected as malfunction and the RGB signals will be blanked. (see Section 2.3.8. on page 20).

Pin 32, Vertical Protection Input, VPROT (Fig. 4-3) The vertical protection circuitry prevents the picture tube from burn-in in the event of a malfunction of the vertical deflection stage. If the peak-to-peak value of the vertical sawtooth signal is too small, the RGB output signals are blanked (see Section 2.3.8. on page 20).

Pin 33, Range Switch2 for measuring ADC, RSW2 (Fig. 4-9)
These pin is a open drain pulldown output. During cutoff measurement the switch is off. During white drive measurement the switch is on. Also during the rest of time it is on. (see Section 2.2.4. on page 14).

Pin 34, Range Switch1 or second input for measuring ADC, RSW1 (Fig. 4-10)
These pin is a open drain pulldown output. During cutoff and white drive measurement the switch is off. During the rest of time it is on. The RSW1 pin can be used as second measurement ADC input (see Section 2.2.4. on page 14 ).

Pin 35, Measurement ADC Input, SENSE (Fig. 4-8)
This is the input of the analog to digital converter for the picture and tube measurement. Three measurement ranges are selectable with RSW1 and RSW2 (see Section 2.2.4. on page 14).

Pin 36, Measurement ADC Reference Input,GNDM This is the ground reference for the measurement A/D converter.

Pin 37, Vertical Sawtooth Output, VERT+ (Fig. 4-11)
This pin supplies the drive signal for the vertical output stage. The drive signal is generated with 15 -bit precision. The analog voltage is generated by a 4 bit cur-rent-DAC with external resistor and uses digital noise shaping. An internal pull-down resistor can be enabled by software.

Pin 38, Vertical Sawtooth Output inverted, VERT(Fig. 4-11)
This pin supplies the inverted signal of VERT+. Together with this Pin it can be used to drive symmetrical deflection amplifiers. An internal pull-down resistor can be enabled by software.

Pin 39, East-West Parabola Output, EW (Fig. 4-12)
This pin supplies the parabola signal for the East-West correction. The drive signal is generated with 15 bit precision. The analog voltage is generated by a 4 bit current-DAC with external resistor and uses digital noise shaping. An internal pull-down resistor can be enabled by software.

Pin 41, Scan Velocity Modulation Output, SVM
(Fig. 4-14)
This output delivers the analog SVM signal (see Section 2.1.11. on page 12). The D/A converter is a current sink like the RGB D/A converters. At zero signal the output current is $50 \%$ of the maximum output current.

```
Pin 42, 43, 44, Analog RGB Output, ROUT, GOUT, BOUT (Fig. 4-14)
```

This are the analog Red/Green/Blue outputs of the backend. The outputs are current sinks.

Pin 45, Ground, Analog Backend, GNDO ${ }^{1)}$
This pin has to be connected to the analog ground. No supply current for the digital stages should flow through this line.

Pin 46, DAC Current Reference, XREF (Fig. 4-13)
External reference resistor for DAC output currents, typical $10 \mathrm{k} \Omega$ to adjust the output current of the D/A converters. (see recommended operating conditions). This resistor has to be connected to analog ground as closely as possible to the pin

Pin 47, Supply Voltage, Analog Backend, VSUPO ${ }^{1)}$ This pin has to be connected to the analog supply voltage. No supply current for the digital stages should flow through this line.

Pin 48, DAC Reference Decoupling/Beam Current Safety, VRD/BCS (Fig. 4-13)
Via this pin the DAC reference voltage is decoupled by an external capacitor. The DAC output currents depend on this voltage, therefore a pulldown transistor can be used to shut off all beam currents. A decoupling capacitor of $4.7 \mu \mathrm{~F}$ in parallel to 100 nF (low inductance) is required.

Pin 49, Reference Ground, Analog matrix, AGND ${ }^{1)}$ Analog reference ground for the analog RGB matrix

Pin 50, 54, Fast Blank Input, FBLIN1/2 (Fig. 4-5)
These pins are used to switch the RGB outputs to the external analog RGB inputs. FBLIN1 switches the RIN1, GIN1 and BIN1 inputs, FBLIN2 switches the RIN2, GIN2 and BIN2 inputs. The active level (low or high) can be selected by software.

Pin 51, 52, 53, Analog RGB Input 1, RIN1, GIN1, BIN1 (Fig. 4-6)
These pins are used to insert an external analog RGB signal, e.g. from a SCART connector which can by switched to the analog RGB outputs with the fast blank signal. Separate brightness and contrast settings for the external analog signals are provided (see Section 2.2.1. on page 13 and Fig. 2-18 on page 20).

Pin 55, 56, 57, Analog RGB / $\mathrm{YP}_{\mathrm{B}} \mathrm{P}_{\mathrm{R}}$ Input2, RIN2/P $\mathrm{P}_{\mathrm{R}}$, GIN2/Y, BIN2/P ${ }_{\mathrm{B}}$ (Fig. 4-6)
These pins are used to insert an external analog RGB or $\mathrm{YP}_{\mathrm{B}} \mathrm{P}_{\mathrm{R}}$ signal, e.g. from a SCART connector which can by switched to the analog RGB outputs with the fast blank signal. In case of $\mathrm{YP}_{\mathrm{B}} \mathrm{P}_{\mathrm{R}}$ an analog HDTV RGB matrix transforms the input to RGB signals. Separate brightness and contrast settings for the external analog signals are provided (see (see Section 2.2.1. on page 13 and Fig. 2-18 on page 20).

Pin 58, Shield Ground, Amalog Backend, ASG2 ${ }^{1)}$
Analog shield ground for the backend

Pin 59, Half Contrast Input, HCS (Fig. 4-3)
Via this input pin the output level of the analog RGB signals can be reduced by 6 dB .

Pin 61, Test Input, TEST (Fig. 4-3)
This pin enables factory test modes. For normal operation it must be connected to ground.

Pin 62, Reset Input, RESQ (Fig. 4-3)
A low level on this pin resets the DDP 3315C.
Pin 63, ${ }^{2}$ C Clock Input, SCL (Fig. 4-16)Via this pin the clock signal for the I2C-bus will be supplied. The signal can be pulled down by an internal transistor.

Pin 64, $I^{2} \mathrm{C}$ Data Input/Output, SDA (Fig. 4-16)
Via this pin the I2C-bus data are written to or read from the DDP.

Pin 65...72, Picture Bus Chroma, C0...C7 (Fig. 4-3) The Picture Bus Chroma lines carry the multiplexed color component data. For the 4:1:1 input signal ( 4 bit chroma) the pins C4...C7 are used.

Pin 73, Supply Voltage, Digital Circuitry, VSUPD ${ }^{1)}$
Pin 74, Ground, Digital Circuitry, GNDD ${ }^{1)}$
Digital Circuitry Input Reference
Pin 75...80, 1, 2, Picture Bus Luma, Y0...Y7 (Fig. 4-3) The Picture Bus Luma lines carry the digital luminance data.

## ${ }^{1)}$ Application Note:

All ground pins should be connected separately with short and low resistive lines to a central power supply ground. Accordingly all supply pins should be connected separately with short and low resistive lines to the power supply. Decoupling capacitors from VSUPP to GNDP, VSUPD to GNDD, and VSUPO to GNDO are recommended as close at possible to the pins.

### 4.4. Pin Configuration



Fig. 4-2: PQFP80 package

### 4.5. Pin Circuits



Fig. 4-3: Input pins LLC2, C[7:0], Y[7:0], HS, VS, VS2, HFLB, SAFETY, VPROT, 656EN, CM0, CM1, FREQSEL, RESQ, TEST, HCS

VSUPP


Fig. 4-4: Output pins FIFORRD, FIFORD, FIFOWR, FIFORWR, DFVBL, HSYNC, VSYNC, PWM1, PWM2, PWMV


Fig. 4-5: Analog fastblank pins FBLIN1, FBLIN2


Fig. 4-6: Input pins RIN1, GIN1, BIN1, RIN2/P $\mathrm{P}_{\mathrm{R}}$, GIN2/Y, BIN2/PB


Fig. 4-7: Output pin HOUT


Fig. 4-8: Input pin SENSE


Fig. 4-9: Output pin RSW2


Fig. 4-10: I/O pin RSW1


Fig. 4-11: Output pins VERT+, VERT-


Fig. 4-16: I/O pins SCL, SDA

Fig. 4-12: Output pin EW


Fig. 4-13: Input pins XREF, VDR/BCS


Fig. 4-14: Output pins SVM, ROUT, GOUT, BOUT


Fig. 4-15: Input pin XTAL1, Output pin XTAL2

### 4.6. Electrical Characteristics

### 4.6.1. Absolute Maximum Ratings

| Symbol | Parameter | Pin Name | Min. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Operating Temperature | - | 0 | 65 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{S}}$ | Storage Temperature | - | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {SUP }}$ | Supply Voltage | All Supply Pins | -0.3 | 6 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | RESQ, SDL, <br> SCL | -0.3 | 6 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | All other Inputs | -0.3 | $\mathrm{~V}_{\text {SUP(D/O) }+0.3}$ | V |
| $\mathrm{~V}_{\mathrm{O}}$ | Output Voltage | All Outputs | -0.3 | $\mathrm{~V}_{\text {SUP(P/D/O) }+0.3}$ | V |
| $\mathrm{~V}_{\mathrm{GD}}$ | Voltage between different ground <br> pins | All Ground Pins | - | 0.3 | V |

Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions/Characteristics" of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

### 4.6.2. Recommended Operating Conditions

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{T}_{\text {A }}$ | Ambient Operating Temperature |  | 0 | - | 65 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{C}}$ | Case Temperature |  | 0 | - | 105 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {SUPO }}$ | Supply Voltages, all analog Sup- <br> ply Pins | VSUPO | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{~V}_{\text {SUPP }}$ | Supply Voltages, all Output Pin <br> Drivers | VSUPP <br> VSTBY | 3.15 | 3.3 | 3.45 | V |
| V SUPD | Supply Voltages, all digital Sup- <br> ply Pins | VSUPD | 3.15 | 3.3 | 3.45 | V |
| $\mathrm{f}_{\text {sys }}$ | Clock Frequency with <br> CM0 = CM1 = 656EN $=$ GNDD | LLC2 | 25 | - | 29 | MHz |
| $\mathrm{f}_{\text {sys }}$ | Clock Frequency with <br> CM0 = 656EN $=$ GNDD <br> CM1 = VSUPD | LLC2 | 29.7 | - | 34.3 | MHz |
| $\mathrm{f}_{\text {sys }}$ | Clock Frequency with <br> CM0 = CM1 = GNDD <br> 656EN = VSUPD | LLC2 | 50 | - | 57.8 | MHz |
| $R_{\text {xref }}$ | RGB - DAC Current defining <br> Resistor | XREF | 9.5 | 10 | 10.5 | $\mathrm{k} \Omega$ |

### 4.6.3. Recommended Crystal Characteristics

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{P}}$ | Parallel Resonance Frequency <br> @ $\mathrm{C}_{\mathrm{L}}=16 \mathrm{pF}$ | $\begin{aligned} & \text { XTAL1 } \\ & \text { XTAL2 } \end{aligned}$ | - | 5 | - | MHz |
| $\mathrm{R}_{\mathrm{R}}$ | Series Resonance Resistance <br> @ $\mathrm{C}_{\mathrm{L}}=16 \mathrm{pF}, \mathrm{f}_{\mathrm{P}}=5 \mathrm{MHz}$ |  | - | - | 150 | $\Omega$ |
| $\mathrm{C}_{0}$ | Shunt (Parallel) Capacitance |  | - | - | 6 | pF |
| $\begin{aligned} & \mathrm{C}_{\text {Lext }} \\ & \text { (see Note!) } \end{aligned}$ | External Load Capacitances (from both crystal pins connected to GNDD) |  | - | 27 | - | pF |

Note:External capacitors at each crystal pin to ground are required. They are necessary to tune the effective load capacitance (including the capacitance of the printed circuit board and the IC package) to the required load capacitance $C_{L}$ of the crystal. A higher capacitance will result in a lower clock frequency. The exact value of the matching capacitor should be determined in the actual application (PCB layout).
$\mathrm{C}_{\text {Lext }}=2\left(\mathrm{C}_{\mathrm{L}}-\mathrm{C}_{\mathrm{PCB}}-\mathrm{C}_{\text {PACK }}\right)$

### 4.6.4. Characteristics

Min./Max. values at $\mathrm{T}_{\mathrm{A}}=0$ to $65^{\circ} \mathrm{C}, \mathrm{V}_{\text {SUP(P/D) }}=3.15$ to $3.45 \mathrm{~V}, \mathrm{~V}_{\text {SUPO }}=4.75$ to $5.25 \mathrm{~V}, \mathrm{f}=27 \mathrm{MHz}$
Typical values at: $\mathrm{T}_{\mathrm{C}}=70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SUP}(\mathrm{P} / \mathrm{D})}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {SUPO }}=5 \mathrm{~V}, \mathrm{f}=27 \mathrm{MHz}$
all values with $R_{\text {xref }}=10 \mathrm{k} \Omega$

### 4.6.4.1. General Characteristics

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| P $_{\text {TOT }}$ | Total Power Dissipation |  | - | 0.750 | 1.0 | W |
| I VSUPO | Current Consumption <br> Analog Backend | VSUPO | - | 100 | tbd | mA |
| IVSUPD | Current Consumption <br> Digital Processing | VSUPD | - | 70 | tbd | mA |
| IVSUPP | Current Consumption <br> Output Pin Driver | VSUPP | - | 2 | tbd | mA |
| IVSTBY | Current Consumption <br> horizontal drive generation | VSTBY | - | 0.4 | - | mA |
| I | Input and Output Leakage Cur- <br> rent <br> (if not otherwise specified) |  | 1 | - | 1 | $\mu \mathrm{~A}$ |

### 4.6.4.2. LLC2: Line-locked Clock Input

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | LLC2 | - | - | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 | - | - | V |  |
| $t_{\text {R }}, t_{\text {F }}$ | Clock Rise / Fall Time |  | - | - | $\begin{aligned} & \mathrm{T}_{\mathrm{LLC} 2} / \end{aligned}$ | ns |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | - | 5 | - | pF |  |
| 1/T $\mathrm{LLC}^{\text {2 }}$ | Clock Frequency |  | 12.5 | - | 56.7 | MHz |  |
| ${ }^{\text {twL2 }}$ | Clock Low Time |  | tbd | - | - | ns |  |
| ${ }^{\text {twh2 }}$ | Clock High Time |  | tbd | - | - | ns |  |

### 4.6.4.3. Luma, Chroma Inputs

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input Low Voltage | $\begin{aligned} & \text { Y[0...7] } \\ & \text { C[0...7] } \\ & \text { HS } \\ & \text { VS } \\ & \text { VS2 } \end{aligned}$ | - | - | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 | - | - | V |  |
| $t_{\text {IS }}$ | Input Setup Time |  | 4 | - | - | ns |  |
| $\mathrm{t}_{\mathrm{IH}}$ | Input Hold Time |  | 4 | - | - | ns |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | - | 5 | - | pF |  |



Fig. 4-17: Line-locked clock input pins and luma / chroma bus input timing

### 4.6.4.4. Digital Inputs, Static Pins

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | HCS <br> RESQ | - | - | 0.8 | V |  |
|  | TEST |  |  |  |  |  |  |

### 4.6.4.5. $I^{2} \mathrm{C}$-Bus Interface

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | $\begin{aligned} & \text { SDA } \\ & \text { SCL } \end{aligned}$ | - | - | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 | - | - | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  | - | - | 0.6 | V | $\mathrm{l}_{\mathrm{OL}}=6 \mathrm{~mA}$ |
| IOL | Output Low Current |  | - | - | 10 | mA |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | - | - | 5 | pF |  |
| $\mathrm{t}_{\mathrm{F}}$ | Signal Fall Time |  | - | - | 300 | ns | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{R}}$ | Signal Rise Time |  | - | - | 300 | ns | $\mathrm{C}_{\mathrm{L}}=400 \mathrm{pF}$ |
| $\mathrm{f}_{\text {SCL }}$ | Clock Frequency | SCL | 0 | - | 400 | kHz |  |
| t Low | Low Period of SCL |  | 1.3 | - | - | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\mathrm{HIGH}}$ | High Period of SCL |  | 0.6 | - | - | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\text {IS }}$ | Input data Set Up Time to SCL high | SDA | 55 | - | - | ns |  |
| $\mathrm{t}_{\mathrm{H}}$ | Input data Hold Time to SCL low |  | 55 | - |  | ns |  |
| ${ }^{\text {tod }}$ | Output data Delay Time to SCL high |  | tbd | - | - | ns |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Output data Hold Time to SCL low |  | 15 | - | 900 | ns |  |



Fig. 4-18: $\mathrm{I}^{2} \mathrm{C}$ bus timing

### 4.6.4.6. Horizontal Flyback Input

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | HFLB | - | - | 1.9 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.5 | - | - | V |  |
| $\mathrm{V}_{\text {IMAX }}$ | Maximum Input Voltage |  |  |  | $\begin{aligned} & V_{\text {SUPO }} \\ & +0.3 \end{aligned}$ | V | maximum clamping current $\sim 10 \mathrm{~mA}$ average |
| $\mathrm{V}_{\text {IHST }}$ | Input Hysteresis |  |  | 0.2 | - | V |  |

### 4.6.4.7. Sync Signals and PWM Outputs

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | FIFORRD <br> FIFORD <br> FIFORWR <br> FIFOWR <br> DFVBL <br> HSYNC <br> VSYNV <br> PWM1 <br> PWM2 <br> PWMV | - | - | 0.4 | V | $\begin{aligned} & \mathrm{I} \mathrm{OL}=1.6 \mathrm{~mA} \\ & \mathrm{I}^{2} \mathrm{C}[\mathrm{PSTFFC}]=6 \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage |  | $\begin{aligned} & \text { VSUPP } \\ & -0.4 \end{aligned}$ | - | VSUPP | V | $\begin{aligned} & -\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \mathrm{I}^{2} \mathrm{C}[\mathrm{PSTFFC}]=6 \end{aligned}$ |
| $\mathrm{t}_{\mathrm{OT}}$ | Output Transition Time |  | - | 10 | 20 | ns | $\begin{aligned} & \mathrm{C}_{\text {LOAD }}=30 \mathrm{pF} \\ & \mathrm{I}^{2} \mathrm{C}[\mathrm{PSTFFC}]=6 \end{aligned}$ |
| IOL | Output Current |  | -10 | - | 10 | mA |  |

### 4.6.4.8. Horizontal Drive Output

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | HOUT | - | - | - | V | external pull-down resistor |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage (Open Source Stage) |  | - | - | $\begin{aligned} & \text { VSTB } \\ & \text { Y } \end{aligned}$ | V |  |
| $\mathrm{t}_{\mathrm{OF}}$ | Output Fall Time |  | - | tbd |  | ns | $\mathrm{C}_{\text {LOAD }}=30 \mathrm{pF}$ |
| IOH | Output High Current |  | - | - | 60 | mA |  |

### 4.6.4.9. Vertical Protection Input

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IA }}$ | Input Threshold A | VPROT |  | 1.0 |  | V |  |
| $\mathrm{V}_{\text {IB }}$ | Input Threshold B |  |  | 1.5 |  | V |  |
| $V_{\text {IMAX }}$ | Maximum Input Voltage |  |  |  | $\begin{aligned} & \mathrm{V}_{\text {SUPO }} \\ & +0.3 \end{aligned}$ | V | maximum clamping current $\sim 10 \mathrm{~mA}$ average |
| $\mathrm{V}_{\text {IHST }}$ | Input Hysteresis A and B |  | 0.1 | - | - | V |  |

### 4.6.4.10. Horizontal Safety Input

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IA }}$ | Input Threshold A | SAFETY |  | 2.2 |  | V |  |
| $\mathrm{V}_{\text {IB }}$ | Input Threshold B |  |  | 3.4 |  | V |  |
| $\mathrm{V}_{\text {IMAX }}$ | Maximum Input Voltage |  |  |  | $\begin{aligned} & \mathrm{V}_{\text {SUPO }} \\ & +0.3 \end{aligned}$ | V | maximum clamping current $\sim 10 \mathrm{~mA}$ average |
| $\mathrm{V}_{\text {IHST }}$ | Input Hysteresis A and B |  | 0.1 | - | - | V |  |

### 4.6.4.11. Vertical and East/West D/A Converter Output

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Resolution | $\begin{aligned} & \text { EW } \\ & \text { VERT+ } \\ & \text { VFRT- } \end{aligned}$ | - | 15 | - | bit |  |
| $\mathrm{V}_{\text {OMIN }}$ | Minimum Output Voltage |  | - | 0 | - | V | $\begin{aligned} & \mathrm{R}_{\text {load }}=6.8 \mathrm{k} \Omega \\ & \mathrm{R}_{\text {xref }}=10 \mathrm{k} \Omega \end{aligned}$ |
| $\mathrm{V}_{\text {OMAX }}$ | Maximum Output Voltage |  | 2.82 | 3 | 3.2 | V | $\begin{aligned} & \mathrm{R}_{\text {load }}=6.8 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{xref}}=10 \mathrm{k} \Omega \end{aligned}$ |
| $\mathrm{I}_{\text {DACN }}$ | Full scale DAC Output Current |  | 415 | 440 | 465 | $\mu \mathrm{A}$ | $\mathrm{R}_{\text {xref }}=10 \mathrm{k} \Omega$ |
| PSRR | Power Supply Rejection Ratio |  | - | 20 | - | dB |  |

### 4.6.4.12. East/West PWM Output

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | EW | - | - | 0.4 | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \mathrm{I}^{2} \mathrm{C}[\mathrm{PSTEW}]=6 \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage |  | $\begin{aligned} & \text { VSUPO } \\ & -0.4 \end{aligned}$ | - | VSUPO | V | $\begin{aligned} & -\mathrm{IOL}=1.6 \mathrm{~mA} \\ & \mathrm{I} 2 \mathrm{C}[\mathrm{PSTPWEW}]=6 \end{aligned}$ |
| $\mathrm{t}_{\mathrm{OT}}$ | Output Transition Time |  | - | tbd |  | ns | $\begin{aligned} & \mathrm{CLOAD}=10 \mathrm{pF} \\ & \mathrm{Rlp}=4.7 \mathrm{k} \Omega \\ & \mathrm{Clp}=100 \mathrm{nF} \\ & \mathrm{I} 2 \mathrm{C}[\text { PSTPEW }]=6 \end{aligned}$ |

### 4.6.4.13. Sense A/D Converter Input

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1511}$ | Input Voltage for code 511 | $\begin{aligned} & \text { SENSE } \\ & \text { RSWW } \end{aligned}$ | - | 2.6 | - | V |  |
| $\mathrm{C}_{0}$ | Digital Output for zero Input |  | - | - | 16 | LSB |  |
| $\mathrm{R}_{1}$ | Input Impedance |  | 1 | - | - | $\mathrm{M} \Omega$ |  |
| Range Switch Outputs |  |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{ON}}$ | Output On Resistance | $\begin{aligned} & \text { RSW1 } \\ & \text { RSW2 } \end{aligned}$ | - | - | 50 | $\Omega$ | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ |
| $\mathrm{I}_{\text {Max }}$ | Maximum Current |  | - | - | 15 | mA |  |
| $\mathrm{I}_{\text {LEAK }}$ | Leakage Current |  | - | - | 600 | nA | RSW High Impedance |

### 4.6.4.14. Analog $R G B / Y P_{B} P_{R}$ and $F B$ Inputs

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {RGBINPP }}$ | nominal RGB Input Voltage peak-to-peak | RIN1 <br> GIN1 <br> BIN1 <br> RIN2/P $\mathrm{P}_{\mathrm{R}}$ GIN2/Y BIN2/P $\mathrm{P}_{\mathrm{B}}$ | 0.5 | 0.7 | 1.0 | $\mathrm{V}_{\mathrm{PP}}$ | SCART Spec: $0.7 \mathrm{~V} \pm 3 \mathrm{~dB}$ |
| $\mathrm{I}_{\text {LSB }}$ | minimum current step size |  | 3.13 | 4.4 | 6.25 | $\mu \mathrm{A}$ |  |
| $V_{\text {RGBIN }}$ | RGB Input Voltage for Maximum Output Current |  | - | 0.5 | - |  | Contrast setting: tbd |
|  |  |  | - | 0.7 | - |  | Contrast setting: tbd |
|  |  |  | - | 1.0 | - |  | Contrast setting: tbd |
| $\mathrm{C}_{\text {RGBIN }}$ | External RGB Input Coupling Capacitor |  | - | 15 | - | nF |  |
| $\mathrm{t}_{\mathrm{c}}$ | Clamp Pulse Width |  |  | 1.6 |  | $\mu \mathrm{s}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  |  | tbd | pF |  |
| $\mathrm{I}_{\text {IL }}$ | Input Leakage Current |  | -0.5 | - | 0.5 | $\mu \mathrm{A}$ | Clamping OFF, $\mathrm{V}_{\mathrm{IN}}=-0.3 \ldots 3.5 \mathrm{~V}$ |
| $\mathrm{V}_{\text {INOFF }}$ | Offset Voltage |  | -10 | - | 10 | mV |  |
| $\mathrm{V}_{\text {RGBINMAX }}$ | Absolute Maximum External RGB Input Voltage Range | RIN1 GIN1 BIN1 | -0.3 | - | 1.4 | V | at Pin |
| $\mathrm{V}_{\text {CLAMP }}$ | Clamp Level at Input |  |  | 0.2 |  | V | Clamping ON |
| IICMAX | Maximum clamp current during $t_{c}$ |  | -1.5 | - | 1.5 | mA | Clamping ON |
| $\mathrm{V}_{\text {CLIP }}$ | RGB Input Voltage for Clipping Current |  | - | 1.4 | - | V |  |
| $\mathrm{V}_{\text {RGBinmax }}$ | Absolute Maximum External RGB Input Voltage Range | RIN2/PR GIN2/Y $\mathrm{BIN} 2 / \mathrm{P}_{\mathrm{B}}$ | 1.6 | - | 3.5 | V | at Pin |
| $\mathrm{V}_{\text {CLAMP }}$ | Clamp Level at Input |  |  | 2.3 |  | V | Clamping ON |
| IICMAX | Maximum clamp current during $t_{c}$ |  | -3 | - | 3 | mA | Clamping ON |
| $\mathrm{V}_{\text {CLIP }}$ | RGB Input Voltage for Clipping Current |  | - | 1.4 | - | V |  |
| $\mathrm{V}_{\text {FBLOFF }}$ | FBLIN Low Level | FBLIN1 FBLIN2 | - | - | 0.5 | V |  |
| $\mathrm{V}_{\text {FBLON }}$ | FBLIN High Level |  | 0.9 | - | - | V |  |
| $\mathrm{V}_{\text {FBLTRIG }}$ | Fast Blanking Trigger Level typical |  | - | 0.7 | - |  |  |
| $t_{\text {PID }}$ | Delay Fast Blanking to RGB from midst of FBLIN-transition to $90 \%$ of RGB OUT transition |  | - | 8 | 15 | ns | Internal RGB $=3.75 \mathrm{~mA}$ <br> Full Scale <br> Int. Brightness = 0 <br> External Brightness = <br> 1.5 mA (Full Scale) <br> RGBin $=0$ <br> $V_{\text {FBLOFF }}=0.4 \mathrm{~V}$ <br> $V_{\text {FBLON }}=1.0 \mathrm{~V}$ <br> Rise and fall time $=2 \mathrm{~ns}$ |
|  | Difference of Internal Delay to External RGBin Delay |  | -5 | - | +5 | ns |  |
|  | Switch-Over-Glitch |  | - | 0.5 | - | pAs | Switch from 3.75 mA (int) to 1.5 mA (ext) |

### 4.6.4.15. Analog RGB Outputs, D/A Converters

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Internal RGB Signal D/A Converter Characteristics |  |  |  |  |  |  |  |
|  | Resolution | $\begin{aligned} & \text { ROUT } \\ & \text { GOUT } \\ & \text { BOUT } \end{aligned}$ | - | 10 | - | bit |  |
| $\mathrm{I}_{\text {FS }}$ | Full Scale Output Current |  | 3.6 | 3.75 | 3.9 | mA | $\mathrm{R}_{\text {ref }}=10 \mathrm{k} \Omega$ |
| DNL | Differential Nonlinearity |  | - | - | 1 | LSB |  |
| INL | Integral Nonlinearity |  | - | - | 2 | LSB |  |
| $\mathrm{t}_{\mathrm{rs}}$ | Rise and Fall Time |  | - | 3 | - | ns | 10\% to $90 \%, 90 \%$ to $10 \%$ |
| SNR | Signal to Noise |  | +50 | - | - | dB | Signal: 1 MHz full scale Bandwidth: 10 MHz |
|  | RGB Gain Match |  | -2 | - | 2 | \% | R-G, R-B, G-B |
|  | R/B/G Crosstalk from any 2 to the 3rd |  | - | - | -46 | dB | Passive channel: IOUT $=1.88 \mathrm{~mA}$ Crosstalk-Signal: 7 MHz , $3 \mathrm{~mA}_{\mathrm{PP}}$ |
|  | Crosstalk from external RGB to main RGB from any 3 to the 4th |  | - | - | -50 | dB |  |

## Internal RGB Brightness D/A Converter Characteristics

|  | Resolution | $\begin{aligned} & \text { ROUT } \\ & \text { GOUT } \\ & \text { BOUT } \end{aligned}$ | - | 9 | - | bit |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {FS }}$ | Full Scale Output Current relative |  | 39.2 | 40 | 40.8 | \% | Ref to max. digital RGB |
| $\mathrm{I}_{\text {FS }}$ | Full Scale Output Current absolute |  | - | 1.5 | - | mA |  |
| DNL | Differential Nonlinearity |  | - | - | 1 | LSB |  |
| INL | Integral Nonlinearity |  | - | - | 2 | LSB |  |
|  | RGB Gain Match |  | -2 | - | 2 | \% | R-G, R-B, G-B |
|  | External RGB gain match to main RGB |  | -2 | - | 2 | \% | R-R, G-G, B-B |
| RGB Output Cutoff D/A Converter Characteristics |  |  |  |  |  |  |  |
|  | Resolution | ROUT GOUT BOUT | - | 9 | - | bit |  |
| $\mathrm{I}_{\text {FS }}$ | Full Scale Output Current relative |  | 58.8 | 60 | 61.2 | \% | Ref to max. digital RGB |
| $\mathrm{I}_{\text {FS }}$ | Full Scale Output Current absolute |  | - | 2.25 | - | mA |  |
| DNL | Differential nonlinearity |  | - | - | 1 | LSB |  |
| INL | Integral nonlinearity |  | - | - | 2 | LSB |  |
|  | External RGB gain match to main RGB |  | -2 | - | 2 | \% | R-R, G-G, B-B |


| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RGB Output Ultrablack D/A Converter Characteristics |  |  |  |  |  |  |  |
|  | Resolution | ROUT GOUT BOUT | - | 1 | - | bit |  |
| $\mathrm{I}_{\text {FS }}$ | Full Scale Output Current relative |  | 19.6 | 20 | 20.4 | \% | Ref to max. digital RGB |
|  | Full Scale Output Current absolute |  | - | 0.75 | - | mA |  |
| External RGB / YP $\mathrm{B}_{\mathbf{B}} \mathrm{P}_{\mathrm{R}}$ Voltage/Current Converter Characteristics |  |  |  |  |  |  |  |
|  | Resolution | $\begin{aligned} & \text { ROUT } \\ & \text { GOUT } \\ & \text { BOUT } \end{aligned}$ | - | 11 | - | bit |  |
| $\mathrm{I}_{\text {FS }}$ | Full Scale Output Current relative |  | 96 | 100 | 104 | \% | Ref. to max. Digital RGB $V_{I N}=0.7 \mathrm{~V}_{\mathrm{PP}}$ <br> contrast $=1800$ |
|  | Full Scale Output Current absolute |  | - | 3.75 | - | mA | Ref. to max. Digital RGB $\mathrm{V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{PP}}$, contrast $=1800$ |
| CR | Contrast Adjust Range |  |  | 0:2047 | - |  |  |
|  | RGB Gain Match |  | -2 | - | 2 | \% | Measured at RGB <br> Outputs $\mathrm{V}_{\mathrm{IN}}=0.7 \mathrm{~V}$, <br> contrast $=1800$ |
|  | R/B/G Crosstalk from any 2 to the 3rd |  | - | - | -46 | dB | Passive channel: <br> $\mathrm{V}_{\text {IN }}=0.7 \mathrm{~V}$, <br> contrast $=1800$ Crosstalk <br> signal: $7 \mathrm{MHz}, 3 \mathrm{~mA}_{\text {PP }}$ |
|  | RGB Crosstalk from main RGB from any 3 to the 4th |  | - | - | -50 | dB |  |
|  | RGB Input Noise and Distortion |  | - | - | -50 | dB | $\mathrm{V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{PP}} \text { at } 7 \mathrm{MHz}$ <br> Bandwidth: 10 MHz |
|  | RGB Input Bandwidth -3dB |  | 25 |  | - | MHz | $\mathrm{V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{PP}}$, |
|  | RGB Input THD |  |  |  | $\begin{aligned} & -50 \\ & -40 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ | Input signal 1 MHz Input signal 7 MHz $\mathrm{V}_{\mathrm{IN}}=0.7 \mathrm{~V}_{\mathrm{PP}}$ |
|  | Differential Nonlinearity of Contrast Adjust |  | - | - | 1.0 | LSB | $\mathrm{V}_{\mathrm{IN}}=0.7 \mathrm{~V}$ |
|  | Integral Nonlinearity of Contrast Adjust |  | - | - | 7 | LSB |  |


| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| External RGB Brightness D/A Converter Characteristics |  |  |  |  |  |  |  |
|  | Resolution | ROUT <br> GOUT <br> BOUT | - | 9 | - | bit |  |
| I EXBR | Full Scale Output Current <br> relative |  | 39.2 | 40 | 40.8 | $\%$ | Ref to max. digital RGB |
|  | Full Scale Output Current <br> absolute |  | - | 1.5 | - | mA |  |
|  | Differential Nonlinearity |  | - | - | 1 | LSB |  |
|  | Integral Nonlinearity |  | - | - | 2 | LSB |  |
|  | RGB Gain Match |  | -2 | - | 2 | $\%$ | R-G, R-B, G-B |

## Analog RGB output Pins

| $\mathrm{V}_{\text {RGBO }}$ | R,G,B Output Voltage | $\begin{aligned} & \text { ROUT } \\ & \text { GOUT } \\ & \text { BOUT } \end{aligned}$ | -1.0 | - | 0.3 | V | Referred to $\mathrm{V}_{\text {SUPO }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {MAX }}$ | Maximum output current |  |  | 8.25 |  | mA | All DAC with full scale |

### 4.6.4.16. Scan Velocity Modulation Output

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Resolution | SVMOUT | - | 8 | - | bit |  |
| Iout | Full Scale Output Current |  | 1.55 | 1.875 | 2.25 | mA |  |
| Iout | Differential Nonlinearity |  | - | - | 0.5 | LSB |  |
| Iout | Integral Nonlinearity |  | - | - | 1 | LSB |  |
| Iout | Glitch Pulse Charge |  | - | 0.5 | - | pAs | Ramp, output line is terminated on both ends with $50 \Omega$ |
| Iout | Rise and Fall Time |  | - | 3 | - | ns | 10\% to $90 \%, 90 \%$ to $10 \%$ |

### 4.6.4.17. DAC Reference, Beam Current Safety

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $V_{\text {DACREF }}$ | DAC-Ref. Voltage | VRD/BCS | 2.38 | 2.50 | 2.67 | V |  |
|  | DAC-Ref. Output <br> resistance | VRD/BCS | 18 | 25 | 32 | $\mathrm{k} \Omega$ |  |
| $V_{\text {XREF }}$ | DAC-Ref. Voltage <br> Bias Current Generation | XREF | 2.3 | 2.5 | 2.7 | V | $\mathrm{R}_{\text {xref }}=10 \mathrm{k} \Omega$ |

## 5. Application Circuit



6. Data Sheet History<br>1. Advance Information: "DDP 3315C Display and<br>Deflection Processor", Dec. 5, 2001, 6251-521-1AI.<br>First release of the advance information.

Micronas GmbH
Hans-Bunte-Strasse 19
D-79108 Freiburg (Germany)
P.O. Box 840

D-79008 Freiburg (Germany)
Tel. +49-761-517-0
Fax +49-761-517-2174
E-mail: docservice@micronas.com
Internet: www.micronas.com
Printed in Germany
Order No. 6251-521-1AI

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use
Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.
No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.

